Patent Grant
10595397
The present disclosure generally relates to information handling systems, and more particularly relates to the construction of printed circuit boards for information handling systems.
As the value and use of information continues to increase, individuals and businesses seek additional ways to process and store information. One option is an information handling system. An information handling system generally processes, compiles, stores, and/or communicates information or data for business, personal, or other purposes. Because technology and information handling needs and requirements may vary between different applications, information handling systems may also vary regarding what information is handled, how the information is handled, how much information is processed, stored, or communicated, and how quickly and efficiently the information may be processed, stored, or communicated. The variations in information handling systems allow for information handling systems to be general or configured for a specific user or specific use such as financial transaction processing, airline reservations, enterprise data storage, or global communications. In addition, information handling systems may include a variety of hardware and software components that may be configured to process, store, and communicate information and may include one or more computer systems, networking systems, and data storage systems.
An information handling system in a particular installation may use one or more printed circuit boards communicating signals between hardware components.
It will be appreciated that for simplicity and clarity of illustration, elements illustrated in the Figures are not necessarily drawn to scale. For example, the dimensions of some elements may be exaggerated relative to other elements. Embodiments incorporating teachings of the present disclosure are shown and described with respect to the drawings herein, in which:
The use of the same reference symbols in different drawings indicates similar or identical items.
The following description in combination with the Figures is provided to assist in understanding the teachings disclosed herein. The description is focused on specific implementations and embodiments of the teachings, and is provided to assist in describing the teachings. This focus should not be interpreted as a limitation on the scope or applicability of the teachings. However, other teachings may be utilized in this application, as well as in other applications and with several different types of architectures such as distributed computing architectures, client or server architectures, or middleware server architectures and associated components.
Printed circuit board 100 can interconnect components of an information handling system. Components of the information handling system, such as a processor and other integrated circuit devices, discrete elements (for example, transistors, resistors, capacitors, and inductors), or sub-assemblies (for example, connectors and displays) can be mechanically attached to printed circuit board 100. The mechanical attachments can also function as electrical connections. The interconnections between the components can be created by forming metal traces in trace layers 102 and 107 on the top and bottom surfaces, respectively, of printed circuit board 100 and traces in trace layers 103-106 encased within printed circuit board 100 by a material 101. In an embodiment, material 101 can be composed of glass cloth and a resin material. Material 101, including trace layers 102-107 can be constructed by a lamination process well know in the art. Printed circuit board 100 has metal trace 108 on trace layer 102 and metal trace 109 on trace layer 104. Trace layers 103 and 105-107 of printed circuit board 100 do not have metal traces carrying signals to via 110, but can have metal 111 and metal 112 surrounding the via 110. Metal 111 and metal 112 can be deposited during the manufacturing process for printed circuit board 100.
In an embodiment, the metal trace 108 can be coupled to a processor 120 of the information handling system 10. Metal traces 108 and 109 of printed circuit board 100 are connected by via 110. Vias are holes drilled vertically through printed circuit board 100 and, when plated with a conductive material, provide an electrical connection between metal traces on different trace layers. An electrical connection including via 110 can provide a signal path between the components of the information handling system 10, where a signal source of a first component, such as the processor 120, sends an information signal to a signal load of a second component. An electrical connection between the components of the information handling system 10 can communicate information signals of different types, including component power, data signals, control signals, clock signals, other signals, or any combination thereof. Printed circuit board 100 can include separate signal paths communicating signals having a plurality of types. In an embodiment, the metal trace 108 can receive signals from the processor 120 of the information handling system 10 and provide the signals to a signal source of the information handling system 10 connected to the metal trace 109 through the via 110.
Vias in printed circuit boards can be of a variety of via types, such as through vias, buried vias, and blind vias. Via 110 of printed circuit board 100 is an example of a through via, which passes through all of the trace layers of a printed circuit board. A buried via passes only through embedded trace layers of a printed circuit board but does not pass through the top and bottom trace layers. For example, a buried via of printed circuit board 100 would pass through trace layers 103-106, but would not pass through trace layers 102 and 107. A blind via passes through a top trace layer or a bottom trace layer, but not both a top and a bottom trace layer. For clarity, the present disclosure is illustrated only using through vias, but those skilled in the art will appreciate that the teachings contained herein can be applied to buried vias and to blind vias as well as to through vias.
Printed circuit board 100 illustrates a signal path including metal trace 108 on trace layer 102, via 110 plated with conductive material 113, and metal trace 109 on trace layer 104. A signal communicated from metal trace 108 to via 110 will be divided at trace layer 104. A portion of the signal will be communicated along metal trace 109, and another portion will continue through the portion of via 110 between trace layer 104 and trace layer 107. At trace layer 107, the via 110 is not connected to a metal trace. A portion of a via between a trace layer having a connection to a metal trace and a trace layer at an end of a via may be referred to herein as a “via stub.” An end of a via stub not connected to a metal trace may be referred to as a “stub end” of the via. A signal reaching a stub end of a via stub can be reflected and travel back up the via in the direction from trace layer 107 to trace layer 102. This reflected signal can combine with a non-reflected signal traveling down the via, in the direction from trace layer 102 to trace layer 107. The resulting combined signal can leave the via through a metal trace.
The combining of signal in the printed circuit board 100 will be described with respect to
A signal can be propagated through a via stub plated with a highly conductive material with relatively little resistive loss. A via stub having a length equal to a quarter wavelength of a frequency in a signal can cause the signal to travel a half of a wavelength from the metal trace at which the signal exits the via to the stub end and back to the metal trace for a total distance of a half wavelength. This half wavelength travel can have the effect of shifting the phase of the signal by 180 degrees. This effect can be referred to as a “resonance” of the via stub. The 180 degree phase-shifted reflected signal has a maximum value at a time when the signal has a minimum value, and has a minimum value at a time when the signal has a maximum value. When the conductivity of the via plating is high, the reflected signal has approximately the same strength at the metal trace as the un-reflected signal. As stated above, the combined signal exiting the via at the metal trace is a combination of the original signal and the reflected signal (which in this example is 180 degree phase-shifted from the original signal). Thus, frequency components of the combined signal can be highly attenuated at a first frequency whose wavelength is approximately four times the length of the via stub. Signal frequency components that are odd multiples of the first frequency can also be highly attenuated.
In an embodiment, the resonance of a via stub can be dampened by plating the via with a material having a lower conductivity. For example, a via can be plated with tin, which has a conductivity of approximately 8×10−6 siemens/meter (S/m) while copper has a conductivity of approximately 6×10−7 S/m. Thus, tin can be referred to as a “lossy” medium as compared to copper. In an embodiment, a suitable electrical connection between trace layers of a printed circuit board is made by approximately 25 microns of plating on the wall of a via. Such a thickness can be achieved by an electroless plating process. An electroless tin plating process can chemically deposit a layer of tin on the wall of a via. In other embodiment, other materials, including alloys, compatible with a plating process for vias and having suitable conductivities can be used with the present disclosure. In an embodiment, a suitable conductivity for a low conductivity material can be approximately 1×10−5 S/m.
Plating a via with a lower conductivity material, such as tin, reduces the quality factor (Q) of the via, which is inversely proportional to the resistance of the via. Resistance is inversely proportional to conductivity of the material used to plate the via, thus a lower conductivity material results in a lower quality factor for the via. A via can be modeled as a transmission line at high frequencies, for example frequencies higher than 1 GHz. The relationship between a quality factor of a via, the resistance of a via, and a frequency of a signal communicated through the via is given by the relationships in equations 1-3 below:
In equations 1-3, Qvia represents a quality factor for a via, QLvia represents a quality factor for an inductance of the via, QCvia represents a quality factor for a capacitance of the via, Lvia represents the inductance of the via, Cvia represents the capacitance of the via, Rvia represents a resistance of the via, and ω represents a frequency of a signal communicated through the via.
As the conductivity of the material used to plate a via decreases, the resistance of the via increases. According to the relationships shown above, an increased resistance of the via decreases a quality factor of the via. A reduced quality factor represents a dampening of the resonance of the via stub. Dampening the resonance of the via reduces the variation in attenuation of a signal as a function of frequency.
Attenuation curve 201 shows the attenuation produced by a via plated with a highly conductive material. The highly conductive material can be copper or a similar material. For example, a signal having a frequency of 6 GHz is strongly attenuated based on the Nyquist frequency of the signal and the resonant frequency of the via stub, as the reflected and non-reflected signals have approximately similar strengths. Attenuation curve 201 illustrates a signal at 6 GHz attenuated by −36 dB. Signals having frequencies that are odd multiples of 6 GHz are also strongly attenuated. Signals having frequencies not approximately equal to 6 GHz or to odd multiples of 6 GHz are less strongly attenuated.
Attenuation curve 202 shows the attenuation produced by a via plated with a less conductive material, according to an embodiment of the present disclosure. As discussed above, lower conductivity of the material used to plate the via increases the resistance of the via and decreases the quality factors of the via. As shown at attenuation curve 202, signals having frequencies of 6 GHz or of odd multiples of 6 GHz are attenuated to a lesser degree by a via plated with a lower conductivity material as compared with a via plated with a higher conductivity material.
Plating a via with a lower conductivity material can result in attenuation of a signal propagated through the via at frequencies other than the resonant frequency of the via. At a frequency of 0 (zero) Hz, equivalent to a direct current, attenuation curve 202 show a signal loss of approximately 1 dB compared to attenuation curve 201. Similarly, at frequencies in a range around 12 GHz, attenuation curve 202 shows greater signal attenuation than attenuation curve 201, indicating greater signal loss when using a lower conductivity material to plate a via. In an embodiment, the loss due to the use of a lower conductivity material to plate a via can be in the range of 0.5 to 1 dB at 0 Hz. In an embodiment, an equalization circuit at the receiver of a signal compensates for the attenuation of a signal due to plating a via with a lower conductivity material. Equalization circuits suitable for correcting a small signal loss are well known in the art.
Those skilled in the art will appreciate that a printed circuit board constructed according the present disclosure can have more trace layers or fewer trace layers that illustrated in
In this embodiment, the conductive material 113 can be tin or another lower conductivity material to reduce the attenuation at resonant frequencies of the original signal caused by the reflected signal in the combined signal exiting via 310 at metal trace 109. The plating layer 330 can be a higher conductive material, such as copper, to increase the signal provided from trace 108 to trace 109. Therefore, the combination of the conductive material 113 and the plating layer 330 can provide a combined signal on metal trace 109 that is less attenuated at resonant frequencies as compared to a combined signal in a printed circuit board 100 without the plating layer 330.
At step 402, the Nyquist frequency of a signal communicated through the via is determined. The Nyquist frequency of a discrete signal is defined in the art as one-half of the sampling rate of the signal. A signal will have a strong frequency component at its Nyquist frequency. In addition, the signal can have strong frequency components at frequencies greater than the Nyquist frequency. In an embodiment, power spectrum harmonics of the signal can be calculated in addition to the Nyquist frequency. In an embodiment, a signal propagated through a via carries serial data as part of a serializer/deserializer functional blocks on the printed circuit board. The detailed frequency spectrum of the signal will depend on the data transmitted. However, the signal can have strong components at frequencies as calculated at step 402.
At step 403, a resonant frequency of the unused portion of the via is calculated or estimated. The resonant frequency is defined as the frequency with a wavelength of four times the length of the unused portion of the via. This relationship is given by equation 4 below:
In equation 4, Fr is the resonant frequency, L is the length of the unused portion of the via as calculated at step 401, and tprop is a time for the signal to propagate in a standard length of a material used to plate the via. In embodiment, a value of tprop for a high resistivity material, such as copper, is used. The length L and the propagation time tprop must be in compatible units such that their product has units of seconds. For example, the length can be measured in meters and the propagation time in seconds per meter. The right side of the equation then has units of seconds−1, or hertz (Hz). Hertz is a common unit of frequency.
At step 404 the resonant frequency of the via stub computed at step 403 is compared with the Nyquist frequency of a signal communicated through the via as determined at step 402. As discussed with respect to
In an embodiment, all vias of a printed circuit board are plated with a high resistivity material in response to a particular one of the vias having a resonant frequency approximately equal to the Nyquist frequency of a signal communicated through the particular one of the vias. In an embodiment, the method of
Those skilled in the art will appreciate that the method of
Although only a few exemplary embodiments have been described in detail herein, those skilled in the art will readily appreciate that many modifications are possible in the exemplary embodiments without materially departing from the novel teachings and advantages of the embodiments of the present disclosure. Accordingly, all such modifications are intended to be included within the scope of the embodiments of the present disclosure as defined in the following claims. In the claims, means-plus-function clauses are intended to cover the structures described herein as performing the recited function and not only structural equivalents, but also equivalent structures.
This application is a continuation of U.S. patent application Ser. No. 14/163,389 entitled “Structure to Dampen Barrel Resonance of Unused Portion of Printed Circuit Board Via,” filed on Jan. 21, 2014, the disclosure of which is hereby expressly incorporated by reference in its entirety.
| Number | Name | Date | Kind |
|---|---|---|---|
| 4882454 | Peterson et al. | Nov 1989 | A |
| 5819410 | Furusawa et al. | Oct 1998 | A |
| 6118350 | Gupta et al. | Sep 2000 | A |
| 6452117 | Curcio | Sep 2002 | B2 |
| 6465084 | Curcio et al. | Oct 2002 | B1 |
| 6518509 | Galasco et al. | Feb 2003 | B1 |
| 6613413 | Japp et al. | Sep 2003 | B1 |
| 6639155 | Bupp et al. | Oct 2003 | B1 |
| 7196906 | Alexander et al. | Mar 2007 | B1 |
| 7791897 | Das et al. | Sep 2010 | B2 |
| 8143530 | Das et al. | Mar 2012 | B1 |
| 8242384 | Cases et al. | Aug 2012 | B2 |
| 8289101 | Bandholz et al. | Oct 2012 | B2 |
| 8542494 | Mutnury et al. | Sep 2013 | B2 |
| 8569873 | Mutnury et al. | Oct 2013 | B2 |
| 8889999 | Thurairajaratnam et al. | Nov 2014 | B2 |
| 9024208 | Mutnury et al. | May 2015 | B2 |
| 20020108780 | Blackwell et al. | Aug 2002 | A1 |
| 20020139578 | Alcoe et al. | Oct 2002 | A1 |
| 20030141107 | Burton | Jul 2003 | A1 |
| 20030215567 | Sato et al. | Nov 2003 | A1 |
| 20040231885 | Borland et al. | Nov 2004 | A1 |
| 20050039950 | Chan et al. | Feb 2005 | A1 |
| 20060002097 | Borland et al. | Jan 2006 | A1 |
| 20060090933 | Wig et al. | May 2006 | A1 |
| 20070091581 | Gisin et al. | Apr 2007 | A1 |
| 20070132527 | Chen | Jun 2007 | A1 |
| 20070139063 | Cai et al. | Jun 2007 | A1 |
| 20080087459 | Das et al. | Apr 2008 | A1 |
| 20080087460 | Fung | Apr 2008 | A1 |
| 20080277153 | Teshome et al. | Nov 2008 | A1 |
| 20080316723 | Borland et al. | Dec 2008 | A1 |
| 20090049414 | Mutnury | Feb 2009 | A1 |
| 20090159326 | Mellitz | Jun 2009 | A1 |
| 20090200063 | Omerovic | Aug 2009 | A1 |
| 20090229859 | Oprea et al. | Sep 2009 | A1 |
| 20090294168 | Pai et al. | Dec 2009 | A1 |
| 20090295498 | Shan et al. | Dec 2009 | A1 |
| 20100064180 | Farkas et al. | Mar 2010 | A1 |
| 20100276192 | Pai et al. | Nov 2010 | A1 |
| 20120068322 | Hanabe | Mar 2012 | A1 |
| 20120112868 | Wu et al. | May 2012 | A1 |
| 20120215515 | Norte | Aug 2012 | A1 |
| 20120228014 | Das et al. | Sep 2012 | A1 |
| 20120312589 | Balcome et al. | Dec 2012 | A1 |
| 20130098671 | Thurairajaratnam et al. | Apr 2013 | A1 |
| 20130112465 | Duvanenko | May 2013 | A1 |
| 20130114218 | Itagaki et al. | May 2013 | A1 |
| 20130328645 | Na et al. | Dec 2013 | A1 |
| 20140238733 | Mutnury | Aug 2014 | A1 |
| 20150114706 | Rose | Apr 2015 | A1 |
| 20150216046 | Berke | Jul 2015 | A1 |
| 20150223336 | Lee | Aug 2015 | A1 |
| Number | Date | Country | |
|---|---|---|---|
| 20180220527 A1 | Aug 2018 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 14163389 | Jan 2014 | US |
| Child | 15940314 | US |
