Claims
- 1. A semiconductor integrated circuit device comprising:
- a semiconductor substrate;
- a square-shaped connection hole formed in said semiconductor substrate;
- a first wiring section formed of a conductive film forming plating sidewalls of said connection hole and having four elements each having a substantially rectangular cross-section adjacent to a respective one of four edges of said connection hole, each of said four elements having a sidewall substantially aligned with a respective plating sidewall of said square-shaped connection hole adjacent to a respective one of the four edges; and
- a line-like second wiring section formed of a conductive film having a substantially rectangular cross-section, including a portion connected to a first element of said first wiring section at a juncture at which it has a width narrower than a length of the first element of said first wiring section adjacent to the respective edge of said connection hole,
- wherein said first wiring section forming plating sidewalls of said connection hole is thinner than each of said four elements from the respective one of the four edges to a major surface of the conductive film parallel to the substrate, and a first width, defined by a width of the first element at the major surface from the respective edge of said connection hole, is greater than second to fourth widths, respectively defined by corresponding widths of the second element, the third element, and the fourth element from the respective edges of said connection hole.
- 2. A device according to claim 1, wherein said connection hole is approximately 3.0 .mu.m.times.3.0 .mu.m square.
- 3. A device according to claim 1, wherein the first width is approximately 1.5 .mu.m, and the second and third widths are approximately 0.7 .mu.m.
- 4. A device according to claim 1, wherein the wiring width of said second wiring section is approximately 2.0 .mu.m.
- 5. A device according to claim 1, wherein said connection hole is one of a contact hole and a through hole.
Priority Claims (1)
Number |
Date |
Country |
Kind |
1-293490 |
Nov 1989 |
JPX |
|
Parent Case Info
This is a continuation of application Ser. No. 08/077,946, filed Jun. 18, 1993, U.S. Pat. No. 5,411,916, which is a continuation of application Ser. No. 07/808,744, filed Dec. 17, 1991 now abandoned, which is a rule 60 divisional of application Ser. No. 07/609,601, filed Nov. 6, 1990, now U.S. Pat. No. 5,126,819, issued Jun. 30, 1992.
US Referenced Citations (9)
Foreign Referenced Citations (10)
Number |
Date |
Country |
0166344 |
Jan 1986 |
EPX |
0289274 |
Apr 1988 |
EPX |
57-201171 |
Dec 1982 |
JPX |
59-188149 |
Oct 1984 |
JPX |
60-208845 |
Oct 1985 |
JPX |
61-194848 |
Aug 1986 |
JPX |
63-78554 |
Apr 1988 |
JPX |
63-292672 |
Nov 1988 |
JPX |
1-305531 |
Dec 1989 |
JPX |
2029097 |
Mar 1980 |
GBX |
Non-Patent Literature Citations (2)
Entry |
R. E. Oakley et al., "Pillars--The Way to Two Micron Pitch Multilevel Metallisation" IEEE VLSI Multilevel Interconnection Conference Proceedings Jun. 21-22, 1984, pp. 23-29. |
R. R. Joseph et al., "Reduced Electromigration Damage at AL Contacts to Si Integrated Circuits", IBM Technical Disclosure Bulletin, vo. 15, No. 2 Aug., 1972. pp. 725-726. |
Divisions (1)
|
Number |
Date |
Country |
Parent |
609601 |
Nov 1990 |
|
Continuations (2)
|
Number |
Date |
Country |
Parent |
77946 |
Jun 1993 |
|
Parent |
808744 |
Dec 1991 |
|