Claims
- 1. A method of fabricating an integrated circuit device on a monolithic semiconductor substrate, comprising the steps of:forming on the substrate patterned dielectric layers having thicker regions and thinner regions, selectively covering portions of the substrate and leaving exposed a portion of the substrate between the thinner regions of the dielectric layers; forming a first semiconductor layer having a thickness of approximately 400 to 2400 angstroms, the first semiconductor layer having a first region and a second region, the first region being a substantially monocrystalline region on the exposed portion of the substrate and the second region being on at least a portion of the thinner regions of the dielectric layer; and doping the second region of the first semiconductor layer to provide a conductivity type opposite to a conductivity type of the first region of the first semiconductor layer.
- 2. A method according to claim 1 wherein the first and second regions of the first semiconductor layer are formed with essentially the same semiconductor material.
- 3. A method according to claim 1 wherein the step of forming the first semiconductor layer includes the step of forming an epitaxial semiconductor layer on the exposed portion of the substrate.
- 4. A method according to claim 1 wherein the step of forming the first semiconductor layer includes the step of forming an epitaxial semiconductor layer on the exposed portion of the substrate, with the epitaxial semiconductor layer consisting essentially of the same semiconductor material as the substrate.
- 5. A method according to claim 1, further comprising the step of forming a conductive gate electrode capacitively coupled with the first region of the first semiconductor layer.
- 6. A method of forming a field-elect transistor on a monolithic semiconductor substrate, comprising the steps of:forming on the substrate patterned dielectric layers having thicker regions and thinner regions, selectively covering portions of the substrate and leaving an exposed portion of the substrate between the thinner regions of the dielectric layers; forming a semiconductor layer having a thickness of approximately 400 to 2400 angstroms on the exposed portion of the substrate and on at least part of the thinner regions of the patterned dielectric layers, that portion of the semiconductor layer on the exposed portion of the substrate being part of a channel region; forming first and second semiconductor drain/source regions in part of the semiconductor layer overlying the dielectric layer and adjoining the channel region; and forming a conductive gate electrode above the channel region.
- 7. A method according to claim 6 wherein the steps of forming the semiconductor layer and forming the drain/source regions of the semiconductor layer are performed substantially simultaneously.
- 8. A method according to claim 6 wherein the steps of forming the semiconductor layer and forming the drain/source regions are performed substantially simultaneously with essentially the same semiconductor material.
- 9. A method according to claim 6 wherein the step of forming the semiconductor layer includes the step of forming an epitaxial semiconductor layer on the exposed portion of the substrate.
- 10. A method according to claim 6 wherein the step of forming the semiconductor layer includes the step of forming an epitaxial semiconductor layer on the exposed portion of the substrate, with the epitaxial semiconductor layer consisting essentially of the same semiconductor material as the substrate.
- 11. A method of fabricating an integrated circuit device on a monolithic semiconductor substrate, comprising the steps of:forming a patterned dielectric layer having thicker regions and thinner regions on the substrate, selectively covering portions of the substrate and leaving expressed a portion of the substrate between the thinner regions of the dielectric layer; simultaneously forming a first semiconductor layer having a thickness of approximately 400 to 2400 angstroms, the first semiconductor layer having a first substantially monocrystalline region on the exposed portion of the substrate and a second substantially polycrystalline region on at least a portion of the thinner regions of the dielectric layer; and doping the second region of the first semiconductor layer to provide a conductivity type opposite to a conductivity type of the first region of the first semiconductor layer.
- 12. A method of forming a field-effect transistor on a monolithic semiconductor substrate, comprising the steps of:forming a first patterned dielectric layer having thicker regions and thinner regions, selectively covering portions of the substrate and leaving an exposed portion of the substrate between the thinner regions of the dielectric layer; forming a semiconductor layer having a thickness of approximately 400 to 2400 angstroms on the exposed portion of the substrate and on at least part of the thinner regions of the patterned dielectric layer, that portion of the semiconductor layer on the exposed portion of the substrate being a substantially monocrystalline material and forming part of a channel region, and that portion of the semiconductor layer on the dielectric layer being a substantially polycrystalline material; forming first and second semiconductor drain/source regions in part of the semiconductor layer overlying the dielectric layer and adjoining the channel region; and forming a conductive gate electrode above the channel region.
CROSS-REFERENCE TO RELATED APPLICATION
This application is a divisional of U.S. patent application Ser. No. 08/959,339, filed Oct. 28, 1997 and allowed Feb. 1, 2002, which is a continuation-in-part of 08/820,406 Mar. 12, 1997 U.S. Pat. No. 5,856,696, issued Jan. 5, 1999, which is a divisional of 08/397,654 Feb. 28, 1995 U.S. Pat. No. 5,668,025, issued Sep. 16, 1997, the specifications of which are incorporated herein by reference.
US Referenced Citations (31)
Foreign Referenced Citations (6)
Number |
Date |
Country |
0 077 737 |
Apr 1983 |
EP |
0 267 082 |
May 1988 |
EP |
52 113684 |
Sep 1977 |
JP |
56 115557 |
Sep 1981 |
JP |
63 192266 |
Aug 1988 |
JP |
4 088658 |
Mar 1992 |
JP |
Non-Patent Literature Citations (1)
Entry |
Weitzel, C.E. et al., “Silicon Carbide High-Power Devices,” IEEE Transactions on Electron Devices, 43(10):1732-1741, Oct. 1996. |
Continuation in Parts (1)
|
Number |
Date |
Country |
Parent |
08/820406 |
Mar 1997 |
US |
Child |
08/959339 |
|
US |