The present application for patent relates generally to resistive random access memory technology, and more particularly to providing a resistive random access memory having a high speed for one or more memory operations.
A recent innovation within the field of integrated circuit technology is the resistive random access memory (RRAM). Much of RRAM technology is still in the theoretical stage; various electric concepts for RRAM technology exist but the concepts are in one or more stages of verification to prove or disprove the theory. Even so, RRAM technology promises to hold substantial advantages for future growth in the semiconductor electronics industry.
According to various theoretical models, the RRAM can be configured to have multiple resistive states; for instance, the RRAM can be configured to have a relatively low resistance or a relatively high resistance. Moreover, the RRAM can generally be configured to enter one or another resistive state in response to an external condition imposed upon the RRAM. Thus, in transistor parlance, applying or removing the external condition can serve to program or de-program the RRAM. Moreover, depending on physical makeup and electrical arrangement, an RRAM can generally maintain a programmed or de-programmed state. Maintaining a state might require other conditions be met (e.g., existence of a minimum operating voltage, existence of a minimum operating temperature, . . . ), or no conditions be met, depending on a makeup of the RRAM. Generally speaking, the capacity to be in one of two states and maintain one or another of the states can serve to represent one binary bit of information. Thus, RRAM is theoretically usable as electronic memory in suitably arranged electronic circuits.
Different types of RRAM structure and physiology have been suggested, with various predicted results and operating characteristics. For example, some proposed RRAM are non-volatile memory within which a conductive filament (or many filaments) can be induced within an otherwise dielectric material. In a normal state, the dielectric has high resistance, and is non-conductive. However, application of a suitable voltage across the dielectric for example, can induce a conduction path therein. Various physical mechanisms enable generation of a conduction path in a dielectric, including defects in the material (whether natural or induced via doping), metal migration, and so on. Once the filament is formed within the dielectric, the RRAM is activated—resulting in a low resistance conduction path through the dielectric. Activation of the RRAM is established by applying a program voltage across the RRAM terminals. The RRAM cell is deactivated when the filament is retracted away from at least one of the RRAM terminals or forms a discontinuous gap within the filament. The Deactivated RRAM exhibits high resistance characteristics. RRAM deactivation is established by applying an erase voltage across the RRAM terminals. Thus, the formation and retraction of a conduction path can be referred to as a programmable conduction path, yielding similar electric characteristics as a conventional three-terminal transistor. In practice, however, the inventors of the present invention believe that the RRAM has not been commercially successful for reasons including incompatibility of RRAM fabrication materials with traditional CMOS processes, the incompatibility of RRAM processes as part of back end CMOS fabrication, and the like.
Additionally, some theoretical proposals for RRAM are expected to suffer from known drawbacks of conventional memory, such as metal oxide semiconductor (MOS) transistors, and the like. For instance, conventional NAND MOS transistors often exhibit relatively poor read performance compared with other transistor technologies, as well as relatively poor cell retention. Likewise, NOR MOS transistors have relatively large cell sizes, are less scalable than other technologies, and consume higher power. While it may be a panacea to suggest that all benefits of all transistor types can be incorporated into a single technology while avoiding all detriments, significant improvements are achieved at a relatively steady pace in MOS transistor technology, and RRAM may follow a similar technology curve.
The following presents a simplified summary of the subject disclosure in order to provide a basic understanding of some aspects described herein. This summary is not an extensive overview of the disclosed subject matter. It is intended to neither identify key or critical elements of the disclosed subject matter nor delineate the scope of the subject innovation. Its sole purpose is to present some concepts of the disclosed subject matter in a simplified form as a prelude to the more detailed description that is presented later.
One or more aspects of the subject disclosure provide for resistive random access memory (RRAM) having high operating speeds compared with other proposals for RRAM technology. An example of high operating speed can include a high read speed. In particular aspects, a RRAM memory can be powered at one terminal by a bitline, and connected at another terminal to a gate of a transistor having a low gate capacitance (relative to, e.g., a capacitance of the bitline). According to this arrangement, a signal applied at the bitline will quickly switch a state of the transistor gate, in response to the RRAM memory being in a conductive state. A sensing circuit configured to measure the transistor can therefore detect for a change in a suitable electrical characteristic of the transistor (e.g., current, voltage, . . . ) and determine a program state—or read—the RRAM memory from the measurement. Moreover, this measurement can occur very quickly relative to conventional RRAM that discharge the signal through the RRAM and the bitline, greatly improving the read speed of the RRAM.
In other aspects of the subject disclosure, a memory cell can comprise a set of RRAM connected to a gate of a read transistor, wherein the gate of the read transistor is also connected to a reference transistor. The reference transistor can be configured to apply a bias voltage to the gate of the read transistor, where the bias voltage is close to, but smaller than a threshold voltage of the read transistor. Accordingly, a small amount of charge from the RRAM can switch a biased gate of the read transistor, relative to an amount of charge to switch an unbiased transistor gate. Reducing the amount of charge can further improve read speeds for the RRAM. According to particular aspects of the subject disclosure, the reference transistor can be configured as a current source during read operations, mitigating effects of RRAM off current at the read transistor. In an alternative aspect, the reference transistor can be configured as a voltage source in conjunction with a non-linear resistance RRAM element.
According to additional aspects, disclosed is a memory architecture comprising a set of multiple RRAM operably connected to a gate of a read transistor for high read speed. One of a set of bitlines can be connected to respective RRAM, where powering one of the set of bitlines can facilitate operating upon one of the set of RRAM. Thus, programming, reading or erase individual RRAM can be accomplished by controlling voltages at respective ones of the set of bitlines. According to this architecture, a low profile, high RRAM density arrangement can be provided by connecting a plurality of RRAM to a single read transistor (thereby reducing a number of read transistors and associated circuitry). According to particular aspects, multiple sets of RRAM can be operably connected to the read transistor, where respective sets can be connected to or isolated from the read transistor by one or more select transistors. The arrangement comprising multiple sets of RRAM operably connected to the read transistor can be replicated along wordlines and bitlines of an electronic memory architecture, resulting in scalability of the high density arrangement.
The following description and the annexed drawings set forth in detail certain illustrative aspects of the disclosed subject matter. These aspects are indicative, however, of but a few of the various ways in which the principles of the innovation can be employed and the disclosed subject matter is intended to include all such aspects and their equivalents. Other advantages and novel features of the disclosed subject matter will become apparent from the following detailed description of the innovation when considered in conjunction with the drawings.
The disclosed subject matter is described with reference to the drawings, wherein like reference numerals are used to refer to like elements throughout the description. In the following description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the subject innovation. It may be evident, however, that the disclosed subject matter may be practiced without these specific details, in other instances, well-known structures and devices are shown in block diagram or schematic form in order to facilitate describing the subject innovation.
Aspects of the subject disclosure provide for resistive random access memory (RRAM) having high operating speeds compared with conventional memory, and compared with existing proposals for RRAM technology. An example of an RRAM can include a filamentary-based RRAM, which in turn can include: a p-type silicon bearing layer (e.g., p-type polysilicon, p-type SiGe), an undoped amorphous silicon layer (i.e., having intrinsic characteristics), and an active metal layer for providing filament forming ions to the amorphous silicon layer (e.g., silver (Ag), gold (Au), nickel (Ni), aluminum (Al), chromium (Cr), iron (Fe), manganese (Mn), tungsten (W), vanadium (V), cobalt (Co), platinum (Pt), and palladium (Pd)). Some details pertaining to RRAM similar to the foregoing example can be found in the following University of Michigan U.S. patent applications that are licensed to the assignee of the present application for patent: application Ser. No. 11/875,541 filed Oct. 19, 2007 and application Ser. No. 12/575,921 filed Oct. 8, 2009.
It should be appreciated that a variety of RRAM technologies exist, having different physical properties. For instance, different RRAM technologies can have different discrete programmable resistances, different associated program/erase voltages, as well as other differentiating characteristics. For instance, a unipolar RRAM, once initially programmed, can be later programmed in response to a first positive voltage (e.g., three volts) and erased in response to a second positive voltage (e.g., between four and five volts). Bipolar RRAM, on the other hand, becomes programmed in response to a positive voltage and erased in response to a negative voltage. Where no specific RRAM technology or program/erase voltage is specified for the various aspects and embodiments herein, it is intended that such aspects and embodiments incorporate any suitable RRAM technology and be operated by program/erase voltages appropriate to that RRAM technology, as would be known by one of ordinary skill in the art or made known by way of the context provided herein. It should be appreciated further that where substituting a different RRAM technology would require circuit modifications that would be known to one of ordinary skill in the art, or changes operating signal levels that would be known to one of such skill, embodiments comprising the substituted RRAM technology(ies) or signal level changes are considered within the scope of the subject disclosure.
RRAM memory cells have several advantages over conventional RAM—such as static RAM or dynamic RAM—and conventional transistors, such as metal oxide semiconductor (MOS) transistors. First, RRAM technology can generally be small, consuming silicon area on the order of 4 F2 per adjacent RRAM device (e.g., a memory cell comprising two RRAM devices would therefore be approximately 8 F2 if constructed in adjacent silicon space). Non-adjacent RRAM devices, e.g., stacked above or below each other, can consume as little as 4 F2 for a set of multiple non-adjacent devices. This leads to great semiconductor component density, and low manufacturing costs for a given number of transistors. RRAM also has fast programming speed and low programming current, and smaller cell sizes enabling greater component densities. Additionally, RRAM is non-volatile memory, having the capacity to store data without continuous application of power. In addition to the foregoing, RRAM cells can generally be built between metal interconnect layers, enabling RRAM-based devices to be usable for two-dimension as well as three-dimension semiconductor architectures.
Referring now to the drawings,
RRAM 104 is depicted as a non-linear resistance device. Particularly, RRAM 104 can be depicted schematically as a combination of a resistive component (depicted by the resistor sign) and a diode component (having an arrow pointing downward). In operation, the non-linear resistance device can have linear resistance for current flowing in a first direction (downward), and a much higher resistance for current flowing in a reverse direction (upward). Essentially this implies that RRAM 104 permits current to flow in a single direction (toward the diode arrow) when RRAM 104 is activated, and generally preventing or mitigating current flow in an opposite direction (away from the arrow). However, RRAM 104 is not limited to a non-linear resistance element, and can comprise only the resistive element without the diode element in alternative embodiments of the subject disclosure.
In addition to the foregoing, RRAM 104 has properties generally associated with RRAM devices, in that RRAM has relatively high resistance when de-activated, and relatively low resistance when activated. Thus, when measured with respect to a suitable scale of current for an activated RRAM (e.g., about a hundred nanoamps or more), RRAM 104 can be said to either permit or mitigate current flow through RRAM 104, when activated or deactivated respectively. In this manner RRAM 104 can act as a transistor, being programmed when permitting current to flow (e.g., 100 nanoamps or higher) and de-programmed or erased when resisting current flow (e.g., 1 nanoamp and lower).
A bitline is connected to an opposite terminal of RRAM 104 from the terminal connected to transistor element 102. The bitline is represented by a resistance-capacitance-resistance model, or R-C-R model, comprising bitline resistance 108 and bitline capacitance 110. Generally, bitline capacitance 110 is much larger than gate capacitance 106 of transistor element 102. When a signal input 112 (e.g., voltage signal, current signal, . . . ) is set to a suitable voltage (e.g., a read voltage, . . . ) a first current 114A will flow through the bitline and a second current 114B will flow to RRAM 104. Because gate capacitance 106 of transistor element 102 has a low capacitance value (e.g., relative to bitline capacitance 110), signal input 112 can propagate through an activated RRAM 104 to the gate of transistor element 102 very quickly, toggling transistor element 102 to an activated state and enabling a transistor current 114C to flow through a channel region of transistor element 102. Transistor current 114C can be measured by a sensing amplifier 116 as an indicator of the activation or deactivation state of RRAM 104. Specifically, a change in transistor current 114C (e.g., an increase) can indicate that RRAM 104 is in an activated state, whereas a lack of change in transistor current 114C can indicate that RRAM 104 is in a de-activated state. Determining an activation/deactivation state of RRAM 104, in the parlance of a memory transistor, indicates whether RRAM 104 carries a 0 or a 1 of binary digital information.
As depicted, the read time of RRAM 104 is proportional to a switch time of transistor 102 in response to an increase in voltage or current at signal input 112. This switch time is proportional to (RRRAM ON*CTRANS GATE 106), where RRRAM ON is the resistance of RRAM 104 when activated, and CTRANS GATE 106 is the capacitance of the gate of transistor element 102. Because the capacitance of the gate of transistor element 102 is small, the switch time of transistor element 102 is small, resulting in a small read time for RRAM 104.
Conventional proposals of RRAM arrays require the charge on the bitline (e.g., signal input 112) to discharge to a grounded RRAM device and the current amount or voltage swing on the signal input to be sensed at signal input 112. Since the RRAM resistance multiplied by bitline capacitance is large, the conventional method of sensing will be slower than the approach disclosed above in regard to RRAM circuit 100. Thus, read times for conventional RRAM arrays can be very large compared to the read time of RRAM 104. This provides a very significant advantage for RRAM circuit 100, because read time is an important characteristic of electronic memory; the faster the read time the more versatile the device. Particularly in the case of random access memory which is often utilized for application, process or thread-level communication with high speed computer processors (e.g., operating on multiple gigahertz clock speeds), read time can be a significant limitation for conventional RRAM proposals. Accordingly, the RRAM circuit of
Electronic memory 200 can further comprise a read transistor 204 having a gate that can be connected or disconnected to a second RRAM terminal 202B of RRAM 202 via a wordline select transistor 214. A channel region of read transistor 204 can be connected to a sensing bitline 206. This arrangement enables a sensing circuit 208, connected to sensing bitline 206, to measure electrical characteristics of the channel region of read transistor 204. Additionally, sensing bitline 206 can be isolated from memory components (e.g., RRAM 202) of electronic memory 200, utilized for reading these memory components via one or more read transistors, but not configured to power or otherwise deliver a signal to such memory components. For instance, sensing bitline 206 can be decoupled from a stimulus source of electronic memory 200 (e.g., wherein the stimulus source is bitline 210 and a signal input applied to bitline 210). Thus, stimulus is applied at bitline 210 and sensing is applied at sensing bitline 206, in contrast for instance, to applying a stimulus and sensing on the same bitline. In at least one aspect of the subject disclosure, bitline 210 and sensing bitline 206 can have a contrary configuration, in that electronic memory 200 can power RRAM 202 and read RRAM 202 from separate bitlines dedicated at least in part to those respective functions.
In some aspects, as depicted, wordline select transistor 214 can be positioned in a path between second RRAM terminal 202B and the gate of read transistor 204. A gate of wordline select transistor 214 can be connected to a wordline 212 of electronic memory 200. This configuration enables wordline select transistor 212 to electrically connect RRAM 202 to the gate of read transistor 204 when wordline select transistor 212 is activated by a suitable signal applied at wordline 212, and enables wordline select transistor 212 to electrically isolate RRAM 202 from the gate of read transistor 204 when wordline select transistor 212 is deactivated (e.g., by lack of the suitable signal applied at wordline 212). As depicted, RRAM 202, read transistor 204, bitline 210 and wordline select transistor 214 are configured such that activation of wordline select transistor 212 can cause a signal applied to bitline 210 to propagate to the gate of read transistor 204, in the event that RRAM 202 is activated. A resulting voltage applied at the gate of read transistor 204 in response to this signal can switch read transistor 204 to a conductive state, if the voltage exceeds a threshold voltage of read transistor 204. Therefore, because toggling of read transistor 204 is dependent on the activation/deactivation state of RRAM 202, a program or erase state of RRAM 202 can be determined by sensing circuit 208 from an electrical characteristic(s) of read transistor 204 exhibited at sensing bitline 206.
According to further aspects of the subject disclosure, electronic memory 200 can comprise a reference transistor 216 connected to the gate of read transistor 204. Reference transistor 216 can be configured to apply a bias voltage to the gate of read transistor 204. This bias voltage can be set to a level that is close to, but less than, the threshold voltage of read transistor 204. As an example, if the threshold voltage of read transistor 204 is 0.6 volts, the bias voltage can be pre-charged to 0.5 volts, or a similar voltage level. Thus, the bias voltage brings the gate of read transistor 204 close to the threshold voltage, so that a small amount of charge propagating from RRAM 202 (e.g., causing about a hundred millivolt increase to the gate voltage in the example above) can switch or activate read transistor 204. By reducing an amount of charge required to be delivered to the gate of read transistor 204 by RRAM 202, a response time of read transistor 204 can be further reduced. Operation of reference transistor 216, which acts as a current source path during a read operation, can be controlled by source line decoder (SLDEC) 218. As one example, SLDEC 218 can set a current value of reference transistor 216 acting as a current source, large enough to obviate any off current that might flow through RRAM 202 when RRAM 202 is deactivated. SLDEC 218 can activate or deactivate reference transistor 216 by controlling a gate voltage of reference transistor 216, and can set the bias voltage by applying a voltage level to a channel region of reference transistor 216.
A second terminal of respective RRAM 306A-306C are connected at a local wordline 305. Local wordline 305 in turn can be connected to a wordline select transistor 316, and a pre-charge transistor 314, each of which can be activated by wordline 304. When activated, wordline select transistor 316 electrically connects local wordline 305 and therefore the second terminals of RRAM 306A-306C to a gate of a read transistor 308. Likewise, when deactivated, read select transistor 316 electrically isolates the second terminals of RRAM 306A-306C to the gate of read transistor 308. As discussed in more detail below, wordline 305 activates and deactivates pre-charge transistor 314 as well, facilitating applying a pre-charge current at local wordline 305 according to some aspects of the subject disclosure. In other aspects, pre-charging can be facilitated through current reference transistor 318 and wordline select transistor 316 (e.g., see
Upon activation of wordline select transistor 314 by wordline 304, a selected RRAM 306A-306C can be operated by applying a suitable operation voltage (e.g., read voltage, program voltage, erase voltage, . . . ) to a corresponding one of bitlines 302A-302C. Operation of non-selected RRAM 306A-306C can be prohibited by not applying the operation voltage to the corresponding bitlines 302A-302C connected to the non-selected RRAM 306A-306C. Alternatively, non-selected RRAM 306A-306C can be prohibited from operation by applying a prohibition voltage to associated bitlines 302A-302C, allowing the associated bitlines 302A-302C to float (no applied voltage), or the like, or a suitable combination thereof. Thus, to read RRAM 306B and prohibit reading of RRAM 306A and RRAM 306C, a suitable activation signal can be applied at wordline 304 to activate wordline select transistor 316, and a suitable read voltage can be applied to bitline 302B. In addition, a prohibit voltage (e.g., a low voltage, an opposite polarity voltage from the read voltage, . . . ) can be applied to bitlines 302A and 302C. If active, current can flow through RRAM 306B to a gate of read transistor 308, which in turn can change an electrical characteristic (e.g., current, voltage, . . . ) at a sensing bitline 310, which can be detected by a sensing amplifier 312.
Additionally, a reference transistor 318 can pre-charge the gate of read transistor 308 with a bias voltage, as described at
By aggregating multiple RRAM 306A-306C with a single read transistor 308, electronic memory 300 can achieve a higher component density. For instance, electronic memory 200 of
According to a particular aspect of the subject disclosure, a pre-charge path 315 can facilitate application of a pre-charge signal to local wordline 305. The pre-charge signal can enable, for instance, mitigation of leakage current among the RRAM 306A-306C or among the bitlines 302A-302C. Because each of the RRAM 306A-306C have their second terminals connected at local wordline 305, a voltage difference at respective RRAM 306A-306C can result in a leakage current from one bitline to another, resulting in cross-talk or potential errors. SLDEC 320 can be configured to pre-charge local wordline 305 through a source line 313 and pre-charge transistor 314, to apply a pre-charge voltage configured to counter-balance the leakage current. For instance, a pre-charge voltage might be equal in magnitude to a voltage difference between one or more RRAM 306A-306C, to mitigate a voltage drop across one or more of RRAM 306A-306C prior to or concurrent with a related operation pertaining to one or more of RRAM 306A-306C (e.g., read operation, program operation, erase operation, . . . ). As an example of suitable voltages for pre-charging, see
In addition to the foregoing, electronic memory 400 can comprise a reference transistor 410 and a SLDEC 412. Reference transistor 410 and SLDEC 412 can operate as a current source in at least one disclosed aspect. In this arrangement, reference transistor 410 and SLDEC 412 can apply a bias voltage to the gate of reference transistor 408 without driving the gate voltage of reference transistor 408 to a particular value. By choosing the bias voltage properly, reference transistor 410 and SLDEC 412 can improve switching times of read transistor 408, as described herein.
In addition, SLDEC 412, reference transistor 410 and a wordline select transistor 413 can provide a pre-charge path 411 for a local wordline 415 connected to RRAM 406A-406C. As described herein, the pre-charge path can be utilized to apply a suitable pre-charge signal to local wordline 415. This pre-charge signal can be utilized to further mitigate or avoid current leakage between bitlines 402A-402C. Note that pre-charge path 411 can be employed with linear resistance RRAM as well (e.g., RRAM 306A-306C of
Respective RRAM 406A-406C can be operated by applying a suitable activation voltage at wordline 404, and by applying a suitable operation voltage (e.g., read voltage, program voltage, erase voltage, . . . ) at one of bitlines 402A-402C. Non-selected RRAM 406A-406C can be prohibited from operating by application of a prohibition voltage, zero volts, no voltage source (e.g., floating), or the like. For a read operation, as an example, a read voltage applied at one of bitlines 402A-402C can cause a current to flow through a corresponding one of RRAM 406A-406C, if the corresponding RRAM is activated. This current can switch a state of read transistor 408, enabling a current to flow from a sense amplifier 416 through a sensing bitline 414. Current flowing through sensing bitline 414 can be indicative of the activated state of the corresponding RRAM, whereas lack of current flowing through sensing bitline 414 can be indicative of a deactivated data of corresponding RRAM, facilitating reading the state of the corresponding RRAM.
In the event that RRAM 504 is deactivated, current is resisted along signal path 502 at RRAM 504. Additionally, reference transistor 522 is operated as a current source, sinking a current at the gate of read transistor 506 to a value that exceeds an off current that manages to flow at RRAM 504. Accordingly, read transistor 506 does not switch state and read current 502A does not flow through sensing bitline 508. Lack of the read current 502A is indicative of RRAM 504 being in a deactivated state.
Electronic memory 500 can be substantially similar to other electronic memory disclosed herein. For instance, in one aspect, RRAM 504 can be a linear resistance device similar to RRAM 306A-306C, and a reference transistor 522 and SLDEC can pre-charge a common wordline connected to respective terminals of multiple RRAM 306A-306C, mitigating cross-bitline current leakage at the common wordline. In another aspect, RRAM 504 can comprise a non-linear resistance device similar to RRAM 406A-406C of
Although not depicted, electronic memory 500 can have one of multiple pre-charge paths for pre-charging RRAM 504 in conjunction with (e.g., prior to) applying signal input 512. A suitable pre-charge path can be facilitated by a source line, SL0 connected to SLDEC 524, and a pre-charge transistor 526 activated by WL0 and connected to RRAM 504. Alternatively, the pre-charge path can be facilitated by reference transistor 522 in conjunction with a wordline select transistor 528 connected to RRAM 504. In the first case, a pre-charge path provides current flow from SLDEC 524 through SL0 and pre-charge transistor 526. In the latter case, the pre-charge path provides current flow from SLDEC 524, through reference transistor 522 and wordline select transistor 528 (e.g., see
Respective multi-cells 602-608 comprise a set of RRAM devices connected respectively to one of the set of bitlines. RRAM devices of a particular one of multi-cells 602-608 can be operated by activating one of wordlines WL0 622 or WL1 624 and applying an operating signal to a bitline of either the first subset of bitlines 610-614 or the second set of bitlines 616-620. Thus, for instance, to read the middle RRAM of multi-cell4 608, WL1 624 can be activated in conjunction with applying a read voltage to BL1 618. It should be appreciated that RRAM devices of electronic memory 600 can comprise linear resistance devices, non-linear resistance devices, uni-polar devices or bipolar devices, in various alternative or additional embodiments. Suitable changes in read, write or program operations can be implemented for respective types of RRAM devices as well, without departing from the scope of the subject disclosure.
Pre-charging can be accomplished utilizing a pre-charge path comprising a left-side source line, SLL0 632 or SLL1 634, and associated pre-charge transistor (e.g., see pre-charge transistor 314 of
Respective ones of a pair of sense amplifiers 642, 644 can be connected to multi-cells 602, 604 and multi-cells 606, 608, respectively, for determining a state of RRAM devices of the left quadrant multi-cells 602, 604 or right quadrant multi-cells 606, 608, respectively. Note that a single sensing bitline can be utilized by respective sense amplifiers 642, 644 to determine RRAM device states for a plurality of multi-cells 602-608. Particularly, sensing amplifier1 642 is connected to respective read transistors of multi-cell1 602 and multi-cell2 604 by a common sensing bitline. Likewise, sensing amplifier2 644 is connected to respective read transistors of multi-cell3 606 and multi-cell4 608 by a common sensing bitline. Also depicted are a set of SLDECs, including SLDEC 652 for controlling bias voltages at multi-cell1 602 and multi-cell3 606, and SLDEC 654 for controlling bias voltage at multi-cell2 604 and multi-cell4 608. SLDECs 652 and 654 are also configured for setting and applying pre-charge voltages for multi-cells 602-608. Particularly, SLDEC 652 can be configured to apply a pre-charge signal to multi-cell 606 along SLR 633, and to apply a pre-charge signal to multi-cell 602 via SLL0 632, and similarly SLDEC can apply the pre-charge signal to multi-cell 604 at SLL1 634 and to multi-cell 608 at SLR1 635.
Electronic memory 700 comprises similar components within block0 702 and block1 702, and along wordlines WL0 and WL1. Accordingly, the discussion below focuses on an upper segment 706 of block0 702. However, the discussion is equally applicable to the lower segment of block0 702, or the upper or lower segments of block, 704.
Upper segment 706 of block0 702 comprises multiple sets of RRAM 708, 710, wherein each set of RRAM 708, 710 comprises a plurality of RRAM devices. Respective RRAM devices are connected at one terminal thereof to respective bitlines of block0 702. By applying an operating signal to one of these bitlines, respective RRAM devices of sets of RRAM 708, 710 can be respectively operated. For read operations, a pair of select lines 712, including SEL0 and SEL1, facilitate connecting either set of RRAM 708 or set of RRAM 710 to a sensing and pre-charge circuit. The sensing and pre-charge circuit comprises a wordline select transistor 715, a read transistor 714, and a reference transistor 716. The circuit is activated in response to WL0 activating wordline select transistor 715, causing either set of RRAM 708 or set of RRAM 710 to be connected to a gate of read transistor 714. Further, pre-charging is activated by an SLDEC 718 activating reference transistor 716. In this context pre-charging can include pre-charging a local wordline associated with set of RRAM 708 or set of RRAM 710 (e.g., through a pre-charge path comprising reference transistor 716 and wordline select transistor 715), and can include applying a bias voltage to the gate of read transistor 714, or both functions. Pre-charging can mitigate or avoid leakage current among bitlines associated with a set of RRAM 708 or set of RRAM 710, whereas the bias voltage can improve operation of read transistor 714.
In at least one aspect of the subject disclosure, SLDEC 718 can be configured to activate or deactivate WL0, as well as activate or deactivate reference transistors (e.g., reference transistor 716) associated with WL0. SLDEC 718 can be further configured to control a level of the bias voltage applied to the gate of read transistor 714 through a source line SL0 connected to a channel region of reference transistor 716. Additionally, reference transistor 716 and SLDEC 718 can operate as a current source at a suitable level proportional to an off current of RRAM 708, 710, and can be configured to pre-charge the gate of read transistor 714, as described herein.
Electronic memory 700 provides even greater component density than electronic memory 600 of
As depicted, operating table 800 includes, on the left side, a read operation, a page erase operation, and a program operation. Each operation comprises two processes, a pre-charge process and a read or execute process. Various shaded regions of operating table 800 highlight a signal change to a particular signal line of electronic memory 700 to implement the respective operation. To read an RRAM device connected to BL2 of WL1, for instance, a change in input signal is applied to five signal lines of electronic memory 700 for pre-charging and sensing of the RRAM device. Likewise, for page erase and program operations, a pre-charge stage is performed and then erase or program is executed with a change in input signal applied to two signal lines, respectively.
Referring to a read operation targeting an RRAM device connected to BL2 of WL1 of electronic memory 700, the pre-charge process comprising raising WL1 to a supply voltage Vdd, applying 0.5 volts to BL2 of block0 and BL2 of block1, applying 0.5 volts to control line SL0, and applying Vdd to VBIAS thereby activating reference transistor 716. The sensing process, to determine a state of the RRAM device, comprising lowering WL1 to 0 volts, applying 1 volt to BL2 of block0 and to BL2 of block1, applying 0 volts to SL0 and applying a reference voltage vref to VBIAS.
Referring to the page erase operation, a pre-charge process comprises applying 0 volts to SL0 and 4 volts to VBIAS. An execution process to perform the page erase comprises raising the voltage at SL0 from 0 volts to 3 volts, and maintaining 4 volts at VBIAS. This operation will pass the 3 volts to the lower terminal of the RRAM cells and erase all RRAM on the selected WL0 row
Referring to a program operation targeting two RRAM devices concurrently, the program pre-charge and execute operations affect RRAM devices connected to BL2 of WL0 of block0 and BL2 of WL0 of block1 of electronic memory 700. The pre-charge process can comprise applying the supply voltage Vdd to WL1, applying 3 volts to BL2 of block0 and 3 volts to BL2 of block1, and applying 3 volts to SL0. To execute the programming, an execute process can be performed comprising lowering SL0 to 0 volts, lowering WL1 from Vdd to 0 volts and setting BL0 and BL1 of block0 to 1.5 volts to inhibit programming on WL1 and bitlines BL0 and BL1, respectively, and maintaining WL0 at Vdd and BL2 at 3 volts to program the RRAM device at BL2 and WL0 of block0.
The aforementioned diagrams have been described with respect to interaction between several components, or memory architectures. It should be appreciated that such diagrams can include those components and architectures specified therein, some of the specified components/architectures, and/or additional components/architectures. For example, a memory cell architecture could include a combination of electronic memory 400 and electronic memory 300. Sub-components could also be implemented as electrically connected to other sub-components rather than included within a parent architecture. Additionally, it should be noted that one or more disclosed processes could be combined into a single process providing aggregate functionality. For instance, a program process can comprise an erase process, or vice versa, to facilitate programming and erasing a semiconductor cell by way of a single process. In addition, it should be appreciated that respective rows of disclosed memory architectures can be erased in groups (e.g., multiple rows erased concurrently) or individually. Moreover, it should be appreciated that multiple RRAM cells on a particular row can be programmed in groups (e.g., multiple RRAM cells programmed concurrently) or individually. Components of the disclosed architectures can also interact with one or more other components not specifically described herein but known by those of skill in the art.
In view of the exemplary diagrams described supra, process methods that can be implemented in accordance with the disclosed subject matter will be better appreciated with reference to the flow charts of
In order to provide a context for the various aspects of the disclosed subject matter,
A column controller 1106 can be formed adjacent to RRAM array 1102. Moreover, column controller 1106 can be electrically coupled with bit lines of RRAM array 1102. Column controller 1106 can control respective bitlines, applying suitable program, erase or read voltages to selected bitlines.
In addition, operating and control environment 1100 can comprise a row controller 1104. Row controller 1104 can be formed adjacent to column controller 1106, and electrically connected with word lines of RRAM array 1102. Row controller 1104 can select particular rows of memory cells with a suitable selection voltage. Moreover, row controller 1104 can facilitate program, erase or read operations by applying suitable voltages at selected word lines.
A clock source(s) 1108 can provide respective clock pulses to facilitate timing for read, write, and program operations of row control 1104 and column control 1106. Clock source(s) 1108 can further facilitate selection of word lines or bit lines in response to external or internal commands received by operating and control environment 1100. An input/output buffer 1112 can be connected to an external host apparatus, such as a computer or other processing device (not depicted) by way of an I/O buffer or other I/O communication interface. Input/output buffer 1112 can be configured to receive write data, receive an erase instruction, output readout data, and receive address data and command data, as well as address data for respective instructions. Address data can be transferred to row controller 1104 and column controller 1106 by an address register 1110. In addition, input data is transmitted to RRAM array 1102 via signal input lines, and output data is received from RRAM array 1102 via signal output lines. Input data can be received from the host apparatus, and output data can be delivered to the host apparatus via the I/O buffer.
Commands received from the host apparatus can be provided to a command interface 1114. Command interface 1114 can be configured to receive external control signals from the host apparatus, and determine whether data input to the input/output buffer 1112 is write data, a command, or an address. Input commands can be transferred to a state machine 1116.
State machine 1116 can be configured to manage programming and reprogramming of RRAM array 1102. State machine 1116 receives commands from the host apparatus via input/output interface 1112 and command interface 1114, and manages read, write, erase, data input, data output, and like functionality associated with RRAM array 1102. In some aspects, state machine 1116 can send and receive acknowledgments and negative acknowledgments regarding successful receipt or execution of various commands.
To implement read, write, erase, input, output, etc., functionality, state machine 1116 can control clock source(s) 1108. Control of clock source(s) 1108 can cause output pulses configured to facilitate row controller 1104 and column controller 1106 implementing the particular functionality. Output pulses can be transferred to selected bit lines by column controller 1106, for instance, or word lines by row controller 1104, for instance.
As utilized herein, terms “component,” “system,” “architecture” and the like are intended to refer to a computer or electronic-related entity, either hardware, a combination of hardware and software, software (e.g., in execution), or firmware. For example, a component can be one or more transistors, a memory cell, an arrangement of transistors or memory cells, a gate array, a programmable gate array, an application specific integrated circuit, a controller, a processor, a process running on the processor, an object, executable, program or application accessing or interfacing with semiconductor memory, a computer, or the like, or a suitable combination thereof. The component can include erasable programming (e.g., process instructions at least in part stored in erasable memory) or hard programming (e.g., process instructions burned into non-erasable memory at manufacture).
By way of illustration, both a process executed from memory and the processor can be a component. As another example, an architecture can include an arrangement of electronic hardware (e.g., parallel or serial transistors), processing instructions and a processor, which implement the processing instructions in a manner suitable to the arrangement of electronic hardware. In addition, an architecture can include a single component (e.g., a transistor, a gate array, . . . ) or an arrangement of components (e.g., a series or parallel arrangement of transistors, a gate array connected with program circuitry, power leads, electrical ground, input signal lines and output signal lines, and so on). A system can include one or more components as well as one or more architectures. One example system can include a switching block architecture comprising crossed input/output lines and pass gate transistors, as well as power source(s), signal generator(s), communication bus(ses), controllers, I/O interface, address registers, and so on. It is to be appreciated that some overlap in definitions is anticipated, and an architecture or a system can be a stand-alone component, or a component of another architecture, system, etc.
In addition to the foregoing, the disclosed subject matter can be implemented as a method, apparatus, or article of manufacture using typical manufacturing, programming or engineering techniques to produce hardware, firmware, software, or any suitable combination thereof to control an electronic device to implement the disclosed subject matter. The terms “apparatus” and “article of manufacture” where used herein are intended to encompass an electronic device, a semiconductor device, a computer, or a computer program accessible from any computer-readable device, carrier, or media. Computer-readable media can include hardware media, or software media. In addition, the media can include non-transitory media, or transport media. In one example, non-transitory media can include computer readable hardware media. Specific examples of computer readable hardware media can include but are not limited to magnetic storage devices (e.g., hard disk, floppy disk, magnetic strips . . . ), optical disks (e.g., compact disk (CD), digital versatile disk (DVD) . . . ), smart cards, and flash memory devices (e.g., card, stick, key drive . . . ). Computer-readable transport media can include carrier waves, or the like. Of course, those skilled in the art will recognize many modifications can be made to this configuration without departing from the scope or spirit of the disclosed subject matter.
What has been described above includes examples of the subject innovation. It is, of course, not possible to describe every conceivable combination of components or methodologies for purposes of describing the subject innovation, but one of ordinary skill in the art can recognize that many further combinations and permutations of the subject innovation are possible. Accordingly, the disclosed subject matter is intended to embrace all such alterations, modifications and variations that fall within the spirit and scope of the disclosure. Furthermore, to the extent that a term “includes”, “including”, “has” or “having” and variants thereof is used in either the detailed description or the claims, such term is intended to be inclusive in a manner similar to the term “comprising” as “comprising” is interpreted when employed as a transitional word in a claim.
Moreover, the word “exemplary” is used herein to mean serving as an example, instance, or illustration. Any aspect or design described herein as “exemplary” is not necessarily to be construed as preferred or advantageous over other aspects or designs. Rather, use of the word exemplary is intended to present concepts in a concrete fashion. As used in this application, the term “or” is intended to mean an inclusive “or” rather than an exclusive “or”. That is, unless specified otherwise, or clear from context, “X employs A or B” is intended to mean any of the natural inclusive permutations. That is, if X employs A; X employs B; or X employs both A and B, then “X employs A or B” is satisfied under any of the foregoing instances. In addition, the articles “a” and “an” as used in this application and the appended claims should generally be construed to mean “one or more” unless specified otherwise or clear from context to be directed to a singular form.
Additionally, some portions of the detailed description have been presented in terms of algorithms or process operations on data bits within electronic memory. These process descriptions or representations are mechanisms employed by those cognizant in the art to effectively convey the substance of their work to others equally skilled. A process is here, generally, conceived to be a self-consistent sequence of acts leading to a desired result. The acts are those requiring physical manipulations of physical quantities. Typically, though not necessarily, these quantities take the form of electrical and/or magnetic signals capable of being stored, transferred, combined, compared, and/or otherwise manipulated.
It has proven convenient, principally for reasons of common usage, to refer to these signals as bits, values, elements, symbols, characters, terms, numbers, or the like. It should be borne in mind, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities. Unless specifically stated otherwise or apparent from the foregoing discussion, it is appreciated that throughout the disclosed subject matter, discussions utilizing terms such as processing, computing, calculating, determining, or displaying, and the like, refer to the action and processes of processing systems, and/or similar consumer or industrial electronic devices or machines, that manipulate or transform data represented as physical (electrical and/or electronic) quantities within the registers or memories of the electronic device(s), into other data similarly represented as physical quantities within the machine and/or computer system memories or registers or other such information storage, transmission and/or display devices.
In regard to the various functions performed by the above described components, architectures, circuits, processes and the like, the terms (including a reference to a “means”) used to describe such components are intended to correspond, unless otherwise indicated, to any component which performs the specified function of the described component (e.g., a functional equivalent), even though not structurally equivalent to the disclosed structure, which performs the function in the herein illustrated exemplary aspects of the embodiments. In addition, while a particular feature may have been disclosed with respect to only one of several implementations, such feature may be combined with one or more other features of the other implementations as may be desired and advantageous for any given or particular application. It will also be recognized that the embodiments include a system as well as a computer-readable medium having computer-executable instructions for performing the acts and/or events of the various processes.
The subject application for patent claims priority to and is a 35 USC §371 national stage of application of International Application No. PCT/US2013/042746filed May 24, 2013, which is a continuation of U.S. Non-provisional patent application Ser. No. 13/481,696, filed on May 25, 2012, now U.S. Pat. No. 8,619,459, patented on Dec. 31, 2013, which claims priority to U.S. Provisional Patent Application Ser. No. 61/500,547 filed Jun. 23, 2011, and incorporates by reference in their respective entireties and for all purposes the following: U.S. patent application Ser. No. 11/875,541, entitled NON-VOLATILE SOLID STATE RESISTIVE SWITCHING DEVICES and filed Oct. 19, 2007, and U.S. patent application Ser. No. 12/575,921 entitled SILICON-BASED NANOSCALE RESISTIVE DEVICE WITH ADJUSTABLE RESISTANCE and filed Oct. 8, 2009.
Filing Document | Filing Date | Country | Kind |
---|---|---|---|
PCT/US2013/042746 | 5/24/2013 | WO | 00 |
Publishing Document | Publishing Date | Country | Kind |
---|---|---|---|
WO2013/177566 | 11/28/2013 | WO | A |
Number | Name | Date | Kind |
---|---|---|---|
680652 | Leonard | Aug 1901 | A |
4433468 | Kawamata | Feb 1984 | A |
4684972 | Owen et al. | Aug 1987 | A |
4741601 | Saito | May 1988 | A |
4994866 | Awano | Feb 1991 | A |
5139911 | Yagi et al. | Aug 1992 | A |
5242855 | Oguro | Sep 1993 | A |
5278085 | Maddox, III et al. | Jan 1994 | A |
5315131 | Kishimoto et al. | May 1994 | A |
5335219 | Ovshinsky et al. | Aug 1994 | A |
5360981 | Owen et al. | Nov 1994 | A |
5457649 | Eichman et al. | Oct 1995 | A |
5499208 | Shoji | Mar 1996 | A |
5538564 | Kaschmitter | Jul 1996 | A |
5541869 | Rose et al. | Jul 1996 | A |
5594363 | Freeman et al. | Jan 1997 | A |
5596214 | Endo | Jan 1997 | A |
5614756 | Forouhi et al. | Mar 1997 | A |
5627451 | Takeda | May 1997 | A |
5645628 | Endo et al. | Jul 1997 | A |
5673223 | Park | Sep 1997 | A |
5707487 | Hori et al. | Jan 1998 | A |
5714416 | Eichman et al. | Feb 1998 | A |
5751012 | Wolstenholme et al. | May 1998 | A |
5763898 | Forouhi et al. | Jun 1998 | A |
5840608 | Chang | Nov 1998 | A |
5923587 | Choi | Jul 1999 | A |
5970332 | Pruijmboom et al. | Oct 1999 | A |
5973335 | Shannon | Oct 1999 | A |
5998244 | Wolstenholme et al. | Dec 1999 | A |
6002268 | Sasaki et al. | Dec 1999 | A |
6037204 | Chang et al. | Mar 2000 | A |
6122318 | Yamaguchi et al. | Sep 2000 | A |
6128214 | Kuekes et al. | Oct 2000 | A |
6143642 | Sur, Jr. et al. | Nov 2000 | A |
6180998 | Crafts | Jan 2001 | B1 |
6181587 | Kuramoto et al. | Jan 2001 | B1 |
6181597 | Nachumovsky | Jan 2001 | B1 |
6259116 | Shannon | Jul 2001 | B1 |
6288435 | Mei et al. | Sep 2001 | B1 |
6291836 | Kramer et al. | Sep 2001 | B1 |
6436765 | Liou et al. | Aug 2002 | B1 |
6436818 | Hu et al. | Aug 2002 | B1 |
6492694 | Noble et al. | Dec 2002 | B2 |
6552932 | Cernea | Apr 2003 | B1 |
6627530 | Li et al. | Sep 2003 | B2 |
6724186 | Jordil | Apr 2004 | B2 |
6731535 | Ooishi et al. | May 2004 | B1 |
6740921 | Matsuoka et al. | May 2004 | B2 |
6762474 | Mills, Jr. | Jul 2004 | B1 |
6768157 | Krieger et al. | Jul 2004 | B2 |
6815286 | Krieger et al. | Nov 2004 | B2 |
6816405 | Lu et al. | Nov 2004 | B1 |
6821879 | Wong | Nov 2004 | B2 |
6838720 | Krieger et al. | Jan 2005 | B2 |
6848012 | LeBlanc et al. | Jan 2005 | B2 |
6849891 | Hsu et al. | Feb 2005 | B1 |
6858481 | Krieger et al. | Feb 2005 | B2 |
6858482 | Gilton | Feb 2005 | B2 |
6864127 | Yamazaki et al. | Mar 2005 | B2 |
6864522 | Krieger et al. | Mar 2005 | B2 |
6867618 | Li et al. | Mar 2005 | B2 |
6881994 | Lee et al. | Apr 2005 | B2 |
6897519 | Dosluoglu | May 2005 | B1 |
6927430 | Hsu | Aug 2005 | B2 |
6939787 | Ohtake et al. | Sep 2005 | B2 |
6946719 | Petti et al. | Sep 2005 | B2 |
7020006 | Chevallier et al. | Mar 2006 | B2 |
7023093 | Canaperi et al. | Apr 2006 | B2 |
7026702 | Krieger et al. | Apr 2006 | B2 |
7087454 | Campbell et al. | Aug 2006 | B2 |
7102150 | Harshfield et al. | Sep 2006 | B2 |
7122853 | Gaun et al. | Oct 2006 | B1 |
7167387 | Sugita et al. | Jan 2007 | B2 |
7187577 | Wang et al. | Mar 2007 | B1 |
7221599 | Gaun et al. | May 2007 | B1 |
7238607 | Dunton et al. | Jul 2007 | B2 |
7238994 | Chen et al. | Jul 2007 | B2 |
7251152 | Roehr | Jul 2007 | B2 |
7254053 | Krieger et al. | Aug 2007 | B2 |
7274587 | Yasuda | Sep 2007 | B2 |
7289353 | Spitzer et al. | Oct 2007 | B2 |
7324363 | Kerns et al. | Jan 2008 | B2 |
7345907 | Scheuerlein | Mar 2008 | B2 |
7365411 | Campbell | Apr 2008 | B2 |
7405418 | Happ et al. | Jul 2008 | B2 |
7426128 | Scheuerlein | Sep 2008 | B2 |
7433253 | Gogl et al. | Oct 2008 | B2 |
7474000 | Scheuerlein et al. | Jan 2009 | B2 |
7479650 | Gilton | Jan 2009 | B2 |
7499355 | Scheuerlein et al. | Mar 2009 | B2 |
7515454 | Symanczyk | Apr 2009 | B2 |
7521705 | Liu | Apr 2009 | B2 |
7534625 | Karpov et al. | May 2009 | B2 |
7541252 | Eun et al. | Jun 2009 | B2 |
7550380 | Elkins et al. | Jun 2009 | B2 |
7561461 | Nagai et al. | Jul 2009 | B2 |
7566643 | Czubatyi et al. | Jul 2009 | B2 |
7606059 | Toda | Oct 2009 | B2 |
7615439 | Schricker et al. | Nov 2009 | B1 |
7629198 | Kumar et al. | Dec 2009 | B2 |
7667442 | Itoh | Feb 2010 | B2 |
7692959 | Krusin-Elbaum et al. | Apr 2010 | B2 |
7704788 | Youn et al. | Apr 2010 | B2 |
7719001 | Nomura et al. | May 2010 | B2 |
7728318 | Raghuram et al. | Jun 2010 | B2 |
7729158 | Toda et al. | Jun 2010 | B2 |
7746601 | Sugiyama et al. | Jun 2010 | B2 |
7746696 | Paak | Jun 2010 | B1 |
7749805 | Pinnow et al. | Jul 2010 | B2 |
7764536 | Luo et al. | Jul 2010 | B2 |
7772581 | Lung | Aug 2010 | B2 |
7776682 | Nickel et al. | Aug 2010 | B1 |
7778063 | Brubaker et al. | Aug 2010 | B2 |
7786464 | Nirschl et al. | Aug 2010 | B2 |
7786589 | Matsunaga et al. | Aug 2010 | B2 |
7791060 | Aochi et al. | Sep 2010 | B2 |
7824956 | Schricker et al. | Nov 2010 | B2 |
7829875 | Scheuerlein | Nov 2010 | B2 |
7830698 | Chen et al. | Nov 2010 | B2 |
7835170 | Bertin et al. | Nov 2010 | B2 |
7858468 | Liu et al. | Dec 2010 | B2 |
7859884 | Scheuerlein | Dec 2010 | B2 |
7869253 | Liaw et al. | Jan 2011 | B2 |
7875871 | Kumar et al. | Jan 2011 | B2 |
7881097 | Hosomi et al. | Feb 2011 | B2 |
7883964 | Goda et al. | Feb 2011 | B2 |
7897953 | Liu | Mar 2011 | B2 |
7898838 | Chen et al. | Mar 2011 | B2 |
7920412 | Hosotani et al. | Apr 2011 | B2 |
7924138 | Kinoshita et al. | Apr 2011 | B2 |
7927472 | Takahashi et al. | Apr 2011 | B2 |
7968419 | Li et al. | Jun 2011 | B2 |
7972897 | Kumar et al. | Jul 2011 | B2 |
7984776 | Sastry et al. | Jul 2011 | B2 |
8004882 | Katti et al. | Aug 2011 | B2 |
8018760 | Muraoka et al. | Sep 2011 | B2 |
8021897 | Sills et al. | Sep 2011 | B2 |
8045364 | Schloss et al. | Oct 2011 | B2 |
8054674 | Tamai et al. | Nov 2011 | B2 |
8054679 | Nakai et al. | Nov 2011 | B2 |
8067815 | Chien et al. | Nov 2011 | B2 |
8071972 | Lu et al. | Dec 2011 | B2 |
8084830 | Kanno et al. | Dec 2011 | B2 |
8088688 | Herner | Jan 2012 | B1 |
8097874 | Venkatasamy et al. | Jan 2012 | B2 |
8102018 | Bertin et al. | Jan 2012 | B2 |
8102698 | Scheuerlein | Jan 2012 | B2 |
8143092 | Kumar et al. | Mar 2012 | B2 |
8144498 | Kumar et al. | Mar 2012 | B2 |
8164948 | Katti et al. | Apr 2012 | B2 |
8168506 | Herner | May 2012 | B2 |
8183553 | Phatak et al. | May 2012 | B2 |
8187945 | Herner | May 2012 | B2 |
8198144 | Herner | Jun 2012 | B2 |
8207064 | Bandyopadhyay et al. | Jun 2012 | B2 |
8227787 | Kumar et al. | Jul 2012 | B2 |
8231998 | Sastry et al. | Jul 2012 | B2 |
8233308 | Schricker et al. | Jul 2012 | B2 |
8237146 | Kreupl et al. | Aug 2012 | B2 |
8243542 | Bae et al. | Aug 2012 | B2 |
8258020 | Herner | Sep 2012 | B2 |
8265136 | Hong et al. | Sep 2012 | B2 |
8274130 | Mihnea et al. | Sep 2012 | B2 |
8274812 | Nazarian et al. | Sep 2012 | B2 |
8305793 | Majewski et al. | Nov 2012 | B2 |
8315079 | Kuo et al. | Nov 2012 | B2 |
8320160 | Nazarian | Nov 2012 | B2 |
8351241 | Lu et al. | Jan 2013 | B2 |
8369129 | Fujita et al. | Feb 2013 | B2 |
8369139 | Liu et al. | Feb 2013 | B2 |
8374018 | Lu | Feb 2013 | B2 |
8385100 | Kau et al. | Feb 2013 | B2 |
8389971 | Chen et al. | Mar 2013 | B2 |
8394670 | Herner | Mar 2013 | B2 |
8399307 | Herner | Mar 2013 | B2 |
8441835 | Jo et al. | May 2013 | B2 |
8456892 | Yasuda | Jun 2013 | B2 |
8466005 | Pramanik et al. | Jun 2013 | B2 |
8467226 | Bedeschi et al. | Jun 2013 | B2 |
8467227 | Jo | Jun 2013 | B1 |
8502185 | Lu et al. | Aug 2013 | B2 |
8569104 | Pham et al. | Oct 2013 | B2 |
8587989 | Manning et al. | Nov 2013 | B2 |
8619459 | Nguyen et al. | Dec 2013 | B1 |
8658476 | Sun et al. | Feb 2014 | B1 |
8659003 | Herner et al. | Feb 2014 | B2 |
8675384 | Kuo et al. | Mar 2014 | B2 |
8693241 | Kim et al. | Apr 2014 | B2 |
8853759 | Lee et al. | Oct 2014 | B2 |
8934294 | Kim et al. | Jan 2015 | B2 |
8946667 | Clark et al. | Feb 2015 | B1 |
8946673 | Kumar | Feb 2015 | B1 |
8947908 | Jo | Feb 2015 | B2 |
8999811 | Endo et al. | Apr 2015 | B2 |
9093635 | Kim et al. | Jul 2015 | B2 |
9166163 | Gee et al. | Oct 2015 | B2 |
20020048940 | Derderian et al. | Apr 2002 | A1 |
20030006440 | Uchiyama | Jan 2003 | A1 |
20030036238 | Toet et al. | Feb 2003 | A1 |
20030052330 | Klein | Mar 2003 | A1 |
20030141565 | Hirose et al. | Jul 2003 | A1 |
20030174574 | Perner et al. | Sep 2003 | A1 |
20030194865 | Gilton | Oct 2003 | A1 |
20030206659 | Hamanaka | Nov 2003 | A1 |
20040026682 | Jiang | Feb 2004 | A1 |
20040036124 | Vyvoda et al. | Feb 2004 | A1 |
20040159835 | Krieger et al. | Aug 2004 | A1 |
20040170040 | Rinerson et al. | Sep 2004 | A1 |
20040192006 | Campbell et al. | Sep 2004 | A1 |
20040194340 | Kobayashi | Oct 2004 | A1 |
20040202041 | Hidenori | Oct 2004 | A1 |
20050019699 | Moore | Jan 2005 | A1 |
20050020510 | Benedict | Jan 2005 | A1 |
20050029587 | Harshfield | Feb 2005 | A1 |
20050041498 | Resta et al. | Feb 2005 | A1 |
20050052915 | Herner et al. | Mar 2005 | A1 |
20050062045 | Bhattacharyya | Mar 2005 | A1 |
20050073881 | Tran et al. | Apr 2005 | A1 |
20050101081 | Goda et al. | May 2005 | A1 |
20050175099 | Sarkijarvi et al. | Aug 2005 | A1 |
20060017488 | Hsu et al. | Jan 2006 | A1 |
20060054950 | Baek et al. | Mar 2006 | A1 |
20060134837 | Subramanian et al. | Jun 2006 | A1 |
20060154417 | Shinmura et al. | Jul 2006 | A1 |
20060215445 | Baek et al. | Sep 2006 | A1 |
20060231910 | Hsieh et al. | Oct 2006 | A1 |
20060246606 | Hsu et al. | Nov 2006 | A1 |
20060279979 | Lowrey et al. | Dec 2006 | A1 |
20060281244 | Ichige et al. | Dec 2006 | A1 |
20060286762 | Tseng et al. | Dec 2006 | A1 |
20070008773 | Scheuerlein | Jan 2007 | A1 |
20070015348 | Hsu et al. | Jan 2007 | A1 |
20070025144 | Hsu et al. | Feb 2007 | A1 |
20070035990 | Hush | Feb 2007 | A1 |
20070042612 | Nishino et al. | Feb 2007 | A1 |
20070045615 | Cho et al. | Mar 2007 | A1 |
20070069119 | Appleyard et al. | Mar 2007 | A1 |
20070087508 | Herner et al. | Apr 2007 | A1 |
20070090425 | Kumar et al. | Apr 2007 | A1 |
20070091685 | Guterman et al. | Apr 2007 | A1 |
20070105284 | Herner et al. | May 2007 | A1 |
20070105390 | Oh | May 2007 | A1 |
20070133250 | Kim | Jun 2007 | A1 |
20070133270 | Jeong | Jun 2007 | A1 |
20070159869 | Baek et al. | Jul 2007 | A1 |
20070159876 | Sugibayashi et al. | Jul 2007 | A1 |
20070171698 | Hoenigschmid et al. | Jul 2007 | A1 |
20070205510 | Lavoie et al. | Sep 2007 | A1 |
20070228414 | Kumar et al. | Oct 2007 | A1 |
20070284575 | Li et al. | Dec 2007 | A1 |
20070290186 | Bourim et al. | Dec 2007 | A1 |
20070291527 | Tsushima et al. | Dec 2007 | A1 |
20070295950 | Cho et al. | Dec 2007 | A1 |
20070297501 | Hussain et al. | Dec 2007 | A1 |
20080002481 | Gogl et al. | Jan 2008 | A1 |
20080006907 | Lee et al. | Jan 2008 | A1 |
20080007987 | Takashima | Jan 2008 | A1 |
20080019163 | Hoenigschmid et al. | Jan 2008 | A1 |
20080043521 | Liaw et al. | Feb 2008 | A1 |
20080048164 | Odagawa | Feb 2008 | A1 |
20080083918 | Aratani et al. | Apr 2008 | A1 |
20080089110 | Robinett et al. | Apr 2008 | A1 |
20080090337 | Williams | Apr 2008 | A1 |
20080106925 | Paz de Araujo et al. | May 2008 | A1 |
20080106926 | Brubaker et al. | May 2008 | A1 |
20080165571 | Lung | Jul 2008 | A1 |
20080185567 | Kumar et al. | Aug 2008 | A1 |
20080192531 | Tamura et al. | Aug 2008 | A1 |
20080198934 | Hong et al. | Aug 2008 | A1 |
20080205179 | Markert et al. | Aug 2008 | A1 |
20080206931 | Breuil et al. | Aug 2008 | A1 |
20080220601 | Kumar et al. | Sep 2008 | A1 |
20080232160 | Gopalakrishnan | Sep 2008 | A1 |
20080278988 | Ufert | Nov 2008 | A1 |
20080278990 | Kumar et al. | Nov 2008 | A1 |
20080301497 | Chung et al. | Dec 2008 | A1 |
20080304312 | Ho et al. | Dec 2008 | A1 |
20080311722 | Petti et al. | Dec 2008 | A1 |
20090001343 | Schricker et al. | Jan 2009 | A1 |
20090001345 | Schricker et al. | Jan 2009 | A1 |
20090003717 | Sekiguchi et al. | Jan 2009 | A1 |
20090014703 | Inaba | Jan 2009 | A1 |
20090014707 | Lu et al. | Jan 2009 | A1 |
20090052226 | Lee et al. | Feb 2009 | A1 |
20090091981 | Park et al. | Apr 2009 | A1 |
20090095951 | Kostylev et al. | Apr 2009 | A1 |
20090109728 | Maejima et al. | Apr 2009 | A1 |
20090122591 | Ryu | May 2009 | A1 |
20090134432 | Tabata et al. | May 2009 | A1 |
20090141567 | Lee et al. | Jun 2009 | A1 |
20090152737 | Harshfield | Jun 2009 | A1 |
20090168486 | Kumar | Jul 2009 | A1 |
20090227067 | Kumar et al. | Sep 2009 | A1 |
20090231905 | Sato | Sep 2009 | A1 |
20090231910 | Liu et al. | Sep 2009 | A1 |
20090250787 | Kutsunai | Oct 2009 | A1 |
20090251941 | Saito | Oct 2009 | A1 |
20090256130 | Schricker | Oct 2009 | A1 |
20090257265 | Chen et al. | Oct 2009 | A1 |
20090267047 | Sasago et al. | Oct 2009 | A1 |
20090268513 | De Ambroggi et al. | Oct 2009 | A1 |
20090272962 | Kumar et al. | Nov 2009 | A1 |
20090283737 | Kiyotoshi | Nov 2009 | A1 |
20090298224 | Lowrey | Dec 2009 | A1 |
20090321706 | Happ et al. | Dec 2009 | A1 |
20090321789 | Wang et al. | Dec 2009 | A1 |
20100007937 | Widjaja et al. | Jan 2010 | A1 |
20100012914 | Xu et al. | Jan 2010 | A1 |
20100019221 | Lung et al. | Jan 2010 | A1 |
20100019310 | Sakamoto | Jan 2010 | A1 |
20100025675 | Yamazaki et al. | Feb 2010 | A1 |
20100032637 | Kinoshita et al. | Feb 2010 | A1 |
20100032638 | Xu | Feb 2010 | A1 |
20100032640 | Xu | Feb 2010 | A1 |
20100034518 | Iwamoto et al. | Feb 2010 | A1 |
20100038791 | Lee et al. | Feb 2010 | A1 |
20100039136 | Chua-Eoan et al. | Feb 2010 | A1 |
20100044708 | Lin et al. | Feb 2010 | A1 |
20100044798 | Hooker et al. | Feb 2010 | A1 |
20100046622 | Doser et al. | Feb 2010 | A1 |
20100067279 | Choi | Mar 2010 | A1 |
20100067282 | Liu et al. | Mar 2010 | A1 |
20100084625 | Wicker et al. | Apr 2010 | A1 |
20100085798 | Lu et al. | Apr 2010 | A1 |
20100085822 | Yan et al. | Apr 2010 | A1 |
20100090192 | Goux et al. | Apr 2010 | A1 |
20100101290 | Bertolotto | Apr 2010 | A1 |
20100102290 | Lu et al. | Apr 2010 | A1 |
20100110767 | Katoh et al. | May 2010 | A1 |
20100118587 | Chen et al. | May 2010 | A1 |
20100140614 | Uchiyama et al. | Jun 2010 | A1 |
20100157651 | Kumar et al. | Jun 2010 | A1 |
20100157656 | Tsuchida | Jun 2010 | A1 |
20100157659 | Norman | Jun 2010 | A1 |
20100157710 | Lambertson et al. | Jun 2010 | A1 |
20100163828 | Tu | Jul 2010 | A1 |
20100171086 | Lung et al. | Jul 2010 | A1 |
20100176367 | Liu | Jul 2010 | A1 |
20100176368 | Ko et al. | Jul 2010 | A1 |
20100182821 | Muraoka et al. | Jul 2010 | A1 |
20100203731 | Kong et al. | Aug 2010 | A1 |
20100219510 | Scheuerlein et al. | Sep 2010 | A1 |
20100221868 | Sandoval | Sep 2010 | A1 |
20100237314 | Tsukamoto et al. | Sep 2010 | A1 |
20100243983 | Chiang et al. | Sep 2010 | A1 |
20100258781 | Phatak et al. | Oct 2010 | A1 |
20100271885 | Scheuerlein et al. | Oct 2010 | A1 |
20100277969 | Li et al. | Nov 2010 | A1 |
20100321095 | Mikawa et al. | Dec 2010 | A1 |
20110006275 | Roelofs et al. | Jan 2011 | A1 |
20110007551 | Tian et al. | Jan 2011 | A1 |
20110033967 | Lutz et al. | Feb 2011 | A1 |
20110063888 | Chi et al. | Mar 2011 | A1 |
20110066878 | Hosono et al. | Mar 2011 | A1 |
20110068373 | Minemura et al. | Mar 2011 | A1 |
20110069533 | Kurosawa et al. | Mar 2011 | A1 |
20110089391 | Mihnea et al. | Apr 2011 | A1 |
20110122679 | Chen et al. | May 2011 | A1 |
20110128779 | Redaelli et al. | Jun 2011 | A1 |
20110133149 | Sonehara | Jun 2011 | A1 |
20110136327 | Han et al. | Jun 2011 | A1 |
20110151277 | Nishihara et al. | Jun 2011 | A1 |
20110155991 | Chen | Jun 2011 | A1 |
20110183525 | Purushothaman et al. | Jul 2011 | A1 |
20110193051 | Nam et al. | Aug 2011 | A1 |
20110194329 | Ohba et al. | Aug 2011 | A1 |
20110198557 | Rajendran et al. | Aug 2011 | A1 |
20110204312 | Phatak | Aug 2011 | A1 |
20110204314 | Baek et al. | Aug 2011 | A1 |
20110205780 | Yasuda et al. | Aug 2011 | A1 |
20110205782 | Costa et al. | Aug 2011 | A1 |
20110212616 | Seidel et al. | Sep 2011 | A1 |
20110227028 | Sekar et al. | Sep 2011 | A1 |
20110284814 | Zhang | Nov 2011 | A1 |
20110299324 | Li et al. | Dec 2011 | A1 |
20110305064 | Jo et al. | Dec 2011 | A1 |
20110310656 | Kreupl et al. | Dec 2011 | A1 |
20110312151 | Herner | Dec 2011 | A1 |
20110317470 | Lu et al. | Dec 2011 | A1 |
20120001145 | Magistretti et al. | Jan 2012 | A1 |
20120001146 | Lu et al. | Jan 2012 | A1 |
20120007035 | Jo et al. | Jan 2012 | A1 |
20120008366 | Lu | Jan 2012 | A1 |
20120012806 | Herner | Jan 2012 | A1 |
20120012808 | Herner | Jan 2012 | A1 |
20120015506 | Jo et al. | Jan 2012 | A1 |
20120025161 | Rathor et al. | Feb 2012 | A1 |
20120033479 | Delucca et al. | Feb 2012 | A1 |
20120043519 | Jo et al. | Feb 2012 | A1 |
20120043520 | Herner et al. | Feb 2012 | A1 |
20120043621 | Herner | Feb 2012 | A1 |
20120043654 | Lu et al. | Feb 2012 | A1 |
20120044751 | Wang et al. | Feb 2012 | A1 |
20120074374 | Jo | Mar 2012 | A1 |
20120074507 | Jo et al. | Mar 2012 | A1 |
20120076203 | Sugimoto et al. | Mar 2012 | A1 |
20120080798 | Harshfield | Apr 2012 | A1 |
20120087169 | Kuo et al. | Apr 2012 | A1 |
20120087172 | Aoki | Apr 2012 | A1 |
20120091420 | Kusai et al. | Apr 2012 | A1 |
20120104351 | Wei et al. | May 2012 | A1 |
20120108030 | Herner | May 2012 | A1 |
20120120712 | Kawai et al. | May 2012 | A1 |
20120122290 | Nagashima | May 2012 | A1 |
20120140816 | Franche et al. | Jun 2012 | A1 |
20120142163 | Herner | Jun 2012 | A1 |
20120145984 | Rabkin et al. | Jun 2012 | A1 |
20120147657 | Sekar et al. | Jun 2012 | A1 |
20120155146 | Ueda et al. | Jun 2012 | A1 |
20120176831 | Xiao et al. | Jul 2012 | A1 |
20120205606 | Lee et al. | Aug 2012 | A1 |
20120205793 | Schieffer et al. | Aug 2012 | A1 |
20120218807 | Johnson | Aug 2012 | A1 |
20120220100 | Herner | Aug 2012 | A1 |
20120224413 | Zhang et al. | Sep 2012 | A1 |
20120235112 | Huo et al. | Sep 2012 | A1 |
20120236625 | Ohba et al. | Sep 2012 | A1 |
20120241710 | Liu et al. | Sep 2012 | A1 |
20120243292 | Takashima et al. | Sep 2012 | A1 |
20120250183 | Tamaoka et al. | Oct 2012 | A1 |
20120252183 | Herner | Oct 2012 | A1 |
20120269275 | Hannuksela | Oct 2012 | A1 |
20120305874 | Herner | Dec 2012 | A1 |
20120305879 | Lu et al. | Dec 2012 | A1 |
20120320660 | Nazarian et al. | Dec 2012 | A1 |
20120326265 | Lai et al. | Dec 2012 | A1 |
20120327701 | Nazarian | Dec 2012 | A1 |
20130020548 | Clark et al. | Jan 2013 | A1 |
20130023085 | Pramanik et al. | Jan 2013 | A1 |
20130026440 | Yang et al. | Jan 2013 | A1 |
20130065066 | Sambasivan et al. | Mar 2013 | A1 |
20130075685 | Li et al. | Mar 2013 | A1 |
20130075688 | Xu et al. | Mar 2013 | A1 |
20130119341 | Liu et al. | May 2013 | A1 |
20130128653 | Kang et al. | May 2013 | A1 |
20130134379 | Lu | May 2013 | A1 |
20130166825 | Kim et al. | Jun 2013 | A1 |
20130207065 | Chiang | Aug 2013 | A1 |
20130214234 | Gopalan et al. | Aug 2013 | A1 |
20130235648 | Kim et al. | Sep 2013 | A1 |
20130264535 | Sonehara | Oct 2013 | A1 |
20130279240 | Jo | Oct 2013 | A1 |
20130308369 | Lu et al. | Nov 2013 | A1 |
20140015018 | Kim | Jan 2014 | A1 |
20140029327 | Strachan et al. | Jan 2014 | A1 |
20140070160 | Ishikawa et al. | Mar 2014 | A1 |
20140103284 | Hsueh et al. | Apr 2014 | A1 |
20140145135 | Gee et al. | May 2014 | A1 |
20140166961 | Liao et al. | Jun 2014 | A1 |
20140175360 | Tendulkar et al. | Jun 2014 | A1 |
20140177315 | Pramanik et al. | Jun 2014 | A1 |
20140192589 | Maxwell et al. | Jul 2014 | A1 |
20140197369 | Sheng et al. | Jul 2014 | A1 |
20140233294 | Ting | Aug 2014 | A1 |
20140264236 | Kim et al. | Sep 2014 | A1 |
20140264250 | Maxwell et al. | Sep 2014 | A1 |
20140268997 | Nazarian et al. | Sep 2014 | A1 |
20140268998 | Jo | Sep 2014 | A1 |
20140269002 | Jo | Sep 2014 | A1 |
20140312296 | Jo et al. | Oct 2014 | A1 |
20140335675 | Narayanan | Nov 2014 | A1 |
20150070961 | Katayama | Mar 2015 | A1 |
20150228334 | Nazarian | Aug 2015 | A1 |
20160111640 | Chang et al. | Apr 2016 | A1 |
Number | Date | Country |
---|---|---|
101131872 | Feb 2008 | CN |
101170132 | Apr 2008 | CN |
101501850 | Aug 2009 | CN |
101636792 | Jan 2010 | CN |
102024494 | Apr 2011 | CN |
102077296 | May 2011 | CN |
1096465 | May 2001 | EP |
2405441 | Jan 2012 | EP |
2408035 | Jan 2012 | EP |
2005506703 | Mar 2005 | JP |
2006032951 | Feb 2006 | JP |
2007067408 | Mar 2007 | JP |
2007281208 | Oct 2007 | JP |
2007328857 | Dec 2007 | JP |
2008503085 | Jan 2008 | JP |
2008147343 | Jun 2008 | JP |
2009043873 | Feb 2009 | JP |
2011023645 | Feb 2011 | JP |
2011065737 | Mar 2011 | JP |
2012504840 | Feb 2012 | JP |
2012505551 | Mar 2012 | JP |
2012089567 | May 2012 | JP |
2012533195 | Dec 2012 | JP |
20090051206 | May 2009 | KR |
20110014248 | Feb 2011 | KR |
03034498 | Apr 2003 | WO |
2005124787 | Dec 2005 | WO |
2009005699 | Jan 2009 | WO |
2010026654 | Mar 2010 | WO |
2010042354 | Apr 2010 | WO |
2010042732 | Apr 2010 | WO |
2011005266 | Jan 2011 | WO |
2011008654 | Jan 2011 | WO |
2011133138 | Oct 2011 | WO |
Entry |
---|
International Search Report for PCT/US2013/042746, mailed Sep. 6, 2013. |
Office Action dated May 6, 2012 for U.S. Appl. No. 12/815,318, 26 pages. |
Office Action dated Jul. 30, 2012 for U.S. Appl. No. 12/900,232, 14 pages. |
Office Action dated Aug. 9, 2013 for U.S. Appl. No. 13/764,710, 16 pages. |
International Search Report and Written Opinion for Application No. PCT/US2012/044077, mailed on Jan. 25, 2013, 9 pages. |
International Search Report and Written Opinion for Application No. PCT/US2012/045312, mailed on Mar. 29, 2013, 11 pages. |
International Search Report and Written Opinion for Application No. PCT/US2013/054976, mailed on Dec. 16, 2013, 9 pages. |
International Search Report and Written Opinion for Application No. PCT/US2013/061244, mailed on Jan. 28, 2014, 8 pages. |
International Search Report and Written Opinion for Application No. PCT/US2013/077628, mailed on Apr. 29, 2014, 12 pages. |
International Search Report for Application No. PCT/US2009/060023, mailed on May 18, 2010, 3 pages. |
International Search Report for Application No. PCT/US2009/061249, mailed on May 19, 2010, 3 pages. |
International Search Report for Application No. PCT/US2011/040090, mailed on Feb. 17, 2012, 5 pages. |
International Search Report for Application No. PCT/US2011/045124, mailed on May 29, 2012, 3 pages. |
International Search Report for Application No. PCT/US2011/046036, mailed on Feb. 23, 2012, 3 pages. |
Jafar M., et al., “Switching in Amorphous-silicon Devices,” Physical Review, 1994, vol. 49 (19), pp. 611-615. |
Japanese Office Action and English Translation for Japanese Patent Application No. 2011-153349 mailed Feb. 24, 2015, 9 pages. |
Japanese Office Action and English Translation for Japanese Patent Application No. 2011-153349 mailed Mar. 24, 2015, 9 pages. |
Japanese Office Action (English Translation) for Japanese Application No. 2011-153349 mailed Feb. 24, 2015, 3 pages. |
Japanese Office Action (English Translation) for Japanese Application No. 2013-525926 mailed Mar. 3, 2015, 4 pages. |
Japanese Office Action (English Translation) for Japanese Application No. 2014-513700 mailed Jan. 12, 2016, 4 pages. |
Japanese Search Report (English Translation) for Japanese Application No. 2013-525926 dated Feb. 9, 2015, 15 pages. |
Japanese Search Report (English Translation) for Japanese Application No. 2011-153349 dated Feb. 9, 2015, 11 pages. |
Japanese Search Report (English Translation) for Japanese Application No. 2014-513700 dated Jan. 14, 2016, 25 pages. |
Jian Hu., et al., “Area-Dependent Switching in Thin Film-Silicon Devices,” Materials Research Society Symposium Proceedings, 2003, vol. 762, pp. A 18.3.1-A 18.3.6. |
Jian Hu., et al., “Switching and Filament Formation in hot-wire CVD p-type a-Si:H devices,” Thin Solid Films, Science Direct, 2003, vol. 430, pp. 249-252. |
Jo S.H., et al., “A Silicon-Based Crossbar Ultra-High-Density Non-Volatile Memory”, SSEL Annual Report, 2007. |
Jo S.H., et al., “Ag/a-Si:H/c-Si Resistive Switching Nonvolatile Memory Devices,” Nanotechnology Materials and Devices Conference, 2006, vol. 1, pp. 116-117. |
Jo S.H., et al., “CMOS Compatible Nanoscale Nonvolatile Resistance Switching Memory,” Nano Letters, 2008, vol. 8 (2), pp. 392-397. |
Jo S.H., et al., “Experimental, Modeling and Simulation Studies of Nanoscale Resistance Switching Devices”, 9.sup.th Conference on Nanotechnology, IEEE, 2009, pp. 493-495. |
Jo S.H., et al., “High-Density Crossbar Arrays Based on a Si Memristive System,” Nano Letters, 2009, vol. 9 (2), pp. 370-874. |
Jo S.H. et al., “High-Density Crossbar Arrays Based on a Si Memristive System”, Supporting Information, 2009, pp. 1-4. |
Jo S.H., et al., “Si Memristive Devices Applied to Memory and Neuromorphic Circuits”, Proceedings of 2010 IEEE International Symposium on Circuits and Systems, 2010, pp. 13-16. |
Jo S.H., et al., “Si-Based Two-Terminal Resistive Switching Nonvolatile Memory”, IEEE, 2008. |
Jo S. H., et al., “Nanoscale Memristive Devices for Memory and Logic Applications”, Ph. D Dissertation, University of Michigan, 2010. |
Jo S.H., et al., “Nanoscale Memristor Device as Synapse in Neuromorphic Systems,” Nano Letters, 2010, vol. 10, pp. 1297-1301. |
Jo S.H., et al., “Nonvolatile Resistive Switching Devices Based on Nanoscale Metal/Amorphous Silicon/Crystalline Silicon Junctions,” Materials Research Society Symposium Proceedings , 2007, vol. 997. |
Jo S.H., et al., “Programmable Resistance Switching in Nanoscale Two-Terminal Devices,” Nano Letters, 2009, vol. 9 (1), pp. 496-500. |
Jo S.H., et al., “Programmable Resistance Switching in Nanoscale Two-Terminal Devices,” Supporting Information, 2009, pp. 1-4. |
Kuk-Hwan Kim et al., “Nanoscale Resistive Memory with Intrinsic Diode Characteristics and Long Endurance,” Applied Physics Letters, 2010, vol. 96, pp. 053106-1-053106-3. |
Kund M., et al., “Conductive Bridging Ram (cbram): An Emerging Non-volatile Memory Technology Scalable to Sub 20nm”, IEEE, 2005. |
Le Comber P.G., et al., “The Switching Mechanism in Amorphous Silicon Junctions,” Journal of Non-Crystalline Solids, 1985, vol. 77 & 78, pp. 1373-1382. |
Le Comber P.G., “Present and Future Applications of Amorphous Silicon and Its Alloys,” Journal of Non-Crystalline Solids, 1989, vol. 115, pp. 1-13. |
Lee S.H., et al., “Full Integration and Cell Characteristics for 64Mb Nonvolatile PRAM”, 2004 Symposium on VLSI Technology Digest of Technical Papers, IEEE, 2004, pp. 20-21. |
Liu M., et al., “rFGA: CMOS-Nano Hybrid FPGA Using RRAM Components”, IEEE CB3 N171nternational Symposium on Nanoscale Architectures, Anaheim, USA, Jun. 12-13, 2008, pp. 93-98. |
Lu W., et al., “Nanoelectronics from the Bottom Up,” Nature Materials, 2007, vol. 6, pp. 841-850. |
Lu W., et al., “Supporting Information”, 2008. |
Marand H., et al., MESc. 5025 lecture notes: Chapter 7. Diffusion, University of Vermont. Retrieved from the Internet. http://www.files.chem.vt.edu/chem-dept/marand/MEScchap6-1c.pdf. |
Moopenn k et al., “Programmable Synaptic Devices for Electronic Neural Nets,” Control and Computers, 1990, vol. 18 (2), pp. 37-41. |
Muller D.A., et al., “The Electronic Structure at the Atomic Scale of Ultrathin Gate Oxides,” Nature, 1999, vol. 399, pp. 758-761. |
Muller G., et al., “Status and Outlook of Emerging Nonvolatile Memory Technologies”, IEEE, 2004, pp. 567-570. |
Newman R.C., “Defects in Silicon,” Reports on Progress in Physics, 1982, vol. 45, pp. 1163-1210. |
Notice of Allowance dated Nov. 26, 2013 for U.S. Appl. No. 13/481,696, 15 pages. |
Notice of Allowance dated Dec. 16, 2014 for U.S. Appl. No. 12/835,704, 47 pages. |
Notice of Allowance dated Dec. 19, 2014 for U.S. Appl. No. 13/529,985, 9 pgs. |
Written Opinion for Application No. PCT/US2011/045124, mailed on May 29, 2012, 5 pages. |
Written Opinion for Application No. PCT/US2011/046036, mailed on Feb. 23, 2012, 4 pages. |
Yin S., “Solution Processed Silver Sulfide Thin Films for Filament Memory Applications”, Technical Report No. UCB/EECS-2010-166, Dec. 17, 2010, Electrical Engineering and Computer Sciences, University of California at Berkeley. Retrieved from the Internet. |
Yuan H.C., et al., “Silicon Solar Cells with Front Hetero-Contact and Aluminum Alloy Back Junction”, NREL Conference Paper CP-520-42566, 33rd IEEE Photovoltaic Specialists Conference, May 11-16, 2008, National Renewable Energy Laboratory, San Diego, California. |
Ankovych S., et al., “Nanoimprint Lithography: Challenges and Prospects,” Nanotechnology, 2001, vol. 12, pp. 91-95. |
Notice of Allowance dated Jul. 1, 2016 for U.S. Appl. No. 14/213,953, 96 pages. |
Notice of Allowance dated Jul. 17, 2014 for U.S. Appl. No. 12/861,432, 25 pages. |
Notice of Allowance for U.S. Appl. No. 14/213,953 dated Feb. 16, 2016, 21 pages. |
Notice of Allowance for U.S. Appl. No. 14/611,022 dated Feb. 12, 2016, 13 pages. |
Notice of Allowance for U.S. Appl. No. 14/611,022 dated Jun. 8, 2016, 57 pages. |
Notice of Allowance for U.S. Appl. No. 14/611,022 dated Sep. 10, 2015, 13 pages. |
Notice of Allowance for U.S. Appl. No. 14/612,025 dated Jul. 22, 2015, 25 pages. |
Notice of Allowance for U.S Appl. No. 14/509,967 dated Feb. 17, 2016, 18 pages. |
Notice of Allowance for U.S Appl. No. 14/509,967 dated Jun. 16, 2016, 96 pages. |
Notice of Allowance for U.S. Appl. No. 13/912,136 dated Aug. 3, 2015, 15 pages. |
Notice of Allowance for U.S. Appl. No. 13/952,467 dated May 20, 2016, 19 pages. |
Notice of Allowance for U.S. Appl. No. 14/027,045 dated Jun. 9, 2015, 14 pages. |
Notice of Allowance for U.S. Appl. No. 14/588,202 dated Jan. 20, 2016, 15 pages. |
Notice of Allowance for U.S. Appl. No. 14/887,050 dated Jun. 22, 2016, 13 pages. |
Notice of Allowance for U.S. Appl. No. 14/946,367 dated Jul. 13, 2016, 23 pages. |
Notice of Allowance mailed Sep. 4, 2014 for U.S. Appl. No. 13/761,132, filed Feb. 6, 2013. |
Notice of Allowance mailed Oct. 5, 2011 for U.S. Appl. No. 12/940,920, filed Nov. 5, 2010. |
Notice of Allowance mailed Feb. 6, 2012 for U.S. Appl. No. 12/835,699, filed Jul. 13, 2010. |
Notice of Allowance mailed Feb. 6, 2013 for U.S. Appl. No. 13/118,258, filed May 27, 2011. |
Notice of Allowance mailed Aug. 8, 2013 for U.S. Appl. No. 13/733,828, filed Jan. 3, 2013. |
Notice of Allowance mailed Jan. 8, 2013 for U.S. Appl. No. 12/814,410, filed Jun. 11, 2010. |
Notice of Allowance mailed Oct. 8, 2013 for U.S. Appl. No. 13/769,152, filed Feb. 15, 2013. |
Notice of Allowance mailed Oct. 8, 2013 for U.S. Appl. No. 13/905,074, filed May 29, 2013. |
Notice of Allowance mailed Apr. 9, 2013 for U.S. Appl. No. 13/748,490, filed Jan. 23, 2013. |
Notice of Allowance mailed Sep. 9, 2014 for U.S. Appl. No. 13/620,012, filed Sep. 14, 2012. |
Notice of Allowance mailed Sep. 9, 2014 for U.S. Appl. No. 13/870,919, filed Apr. 25, 2013. |
Notice of Allowance mailed Oct. 10, 2013 for U.S. Appl. No. 13/452,657, filed Apr. 20, 2012. |
Notice of Allowance mailed Jan. 11, 2013 for U.S. Appl. No. 12/894,087, filed Sep. 29, 2010. |
Notice of Allowance mailed May 11, 2012 for U.S. Appl. No. 12/939,824, filed Nov. 4, 2010. |
Notice of Allowance mailed Jan. 11, 2016 for U.S. Appl. No. 14/613,299. |
Notice of Allowance mailed Mar. 12, 2012 for U.S. Appl. No. 12/913,719, filed Oct. 27, 2010. |
Notice of Allowance mailed Jan. 20, 2016 for U.S. Appl. No. 14/034,390. |
Notice of Allowance mailed Nov. 13, 2013 for U.S. Appl. No. 13/461,725, filed May 1, 2012. |
Notice of Allowance mailed Nov. 14, 2012 for U.S. Appl. No. 12/861,666, filed Aug. 23, 2010. |
Notice of Allowance mailed Nov. 14, 2012 for U.S. Appl. No. 13/532,019, filed Jun. 25, 2012. |
Notice of Allowance mailed Mar. 15, 2013 for U.S. Appl. No. 12/894,098, filed Sep. 29, 2010. |
Notice of Allowance mailed Jan. 16, 2014 for U.S. Appl. No. 13/921,157, filed Jun. 18, 2013. |
Notice of Allowance mailed Oct. 16, 2013 for U.S. Appl. No. 13/174,264, filed Jun. 30, 2011. |
Notice of Allowance mailed Apr. 17, 2012 for U.S. Appl. No. 13/158,231, filed Jun. 10, 2011. |
Notice of Allowance mailed Jan. 17, 2014 for U.S. Appl. No. 13/725,331, filed Dec. 21, 2012. |
Notice of Allowance mailed Mar. 17, 2014 for U.S. Appl. No. 13/592,224, filed Aug. 22, 2012. |
Notice of Allowance mailed May 17, 2013 for U.S. Appl. No. 13/290,024. |
Notice of Allowance mailed Sep. 17, 2013 for U.S. Appl. No. 13/679,976, filed Nov. 16, 2012. |
Notice of Allowance mailed Sep. 17, 2014 for U.S. Appl. No. 13/960,735, filed Aug. 6, 2013. |
Notice of Allowance mailed Sep. 17, 2014 for U.S. Appl. No. 13/462,653, filed May 2, 2012. |
Notice of Allowance mailed Sep. 18, 2012 for U.S. Appl. No. 12/900,232, filed Oct. 7, 2010. |
Notice of Allowance mailed Sep. 18, 2014 for U.S. Appl. No. 13/920,021, filed Jun. 17, 2013. |
Notice of Allowance mailed Sep. 18, 2014 for U.S. Appl. No. 13/586,815, filed Aug. 15, 2012. |
Notice of Allowance mailed Jun. 19, 2012 for U.S Appl. No. 12/861,650, filed Aug. 23, 2010. |
Notice of Allowance mailed Sep. 19, 2013 for U.S. Appl. No. 13/585,759, filed Aug. 14, 2012. |
Notice of Allowance mailed Apr. 2, 2013 for U.S. Appl. No. 13/149,757, filed May 31, 2011. |
Notice of Allowance mailed Feb. 20, 2014 for U.S. Appl. No. 13/468,201, filed May 10, 2012. |
Notice of Allowance mailed Mar. 20, 2014 for U.S. Appl. No. 13/598,550, filed Aug. 29, 2012. |
Notice of Allowance mailed Mar. 20, 2014 for U.S. Appl. No. 13/461,725, filed May 1, 2012. |
Notice of Allowance mailed Oct. 21, 2011 for U.S. Appl. No. 12/582,086, filed Oct. 20, 2009. |
Notice of Allowance mailed Oct. 21, 2014 for U.S. Appl. No. 13/426,869, filed Mar. 22, 2012. |
Notice of Allowance mailed Feb. 10, 2015 for U.S. Appl. No. 13/525,096, filed Jun. 15, 2012. |
Notice of Allowance mailed May 22, 2012 for U.S. Appl. No. 12/815,369, filed Jun. 14, 2010. |
Notice of Allowance mailed Dec. 23, 2015 for U.S. Appl. No. 14/573,770. |
Notice of Allowance mailed Oct. 23, 2013 for U.S. Appl. No. 13/417,135, filed Mar. 9, 2012. |
Notice of Allowance mailed Jan. 24, 2013 for U.S. Appl. No. 13/314,513, filed Dec. 8, 2011. |
Notice of Allowance mailed Jul. 24, 2012 for U.S. Appl. No. 12/939,824, filed Nov. 4, 2010. |
Notice of Allowance mailed Oct. 25, 2012 for U.S. Appl. No. 12/894,087, filed Sep. 29, 2010. |
Notice of Allowance mailed Sep. 25, 2014 for U.S. Appl. No. 13/447,036, filed Apr. 13, 2012. |
Notice of Allowance mailed Sep. 26, 2014 for U.S. Appl. No. 13/594,665, filed Aug. 24, 2012. |
Notice of Allowance mailed Aug. 27, 2014 for U.S. Appl. No. 13/077,941, filed Mar. 31, 2011. |
Notice of Allowance mailed Nov. 28, 2012 for U.S. Appl. No. 13/290,024, filed Nov. 4, 2011. |
Notice of Allowance mailed Oct. 28, 2013 for U.S. Appl. No. 13/194,500, filed Jul. 29, 2011. |
Notice of Allowance mailed Oct. 28, 2013 for U.S. Appl. No. 13/651,169, filed Oct. 12, 2012. |
Notice of Allowance mailed Nov. 29, 2012 for U.S. Appl. No. 12/815,318, filed Jun. 14, 2010. |
Notice of Allowance mailed Oct. 29, 2012 for U.S. Appl. No. 13/149,807, filed May 31, 2011. |
Notice of Allowance mailed May 30, 2012 for U.S. Appl. No. 12/833,898, filed Jul. 9, 2010. |
Notice of Allowance mailed Sep. 30, 2013 for U.S. Appl. No. 13/481,696, filed May 25, 2012. |
Notice of Allowance mailed Aug. 31, 2012 for U.S. Appl. No. 13/051,296, filed Mar. 18, 2011. |
Notice of Allowance mailed Apr. 20, 2016 for U.S. Appl. No. 14/573,817. |
Notice of Allowance mailed Oct. 8, 2014 for U.S. Appl. No. 13/077,941, filed Mar. 31, 2011. |
Notice of Allowance mailed Aug. 26, 2015 for U.S. Appl. No. 14/034,390. |
Notice of Allowance mailed Sep. 8, 2015 for U.S. Appl. No. 14/613,299. |
Office Action dated Dec. 31, 2015 for U.S. Appl. No. 14/692,677, 27 pages. |
Office Action dated Feb. 5, 2015 for U.S. Appl. No. 14/027,045, 6 pages. |
Office Action dated Apr. 11, 2014 for U.S. Appl. No. 13/594,665, 44 pages. |
Office Action dated Apr. 6, 2015 for U.S. Appl. No. 13/912,136, 23 pages. |
Office Action for European Application No. 11005649.6 dated Dec. 1, 2014, 2 pages. |
Office Action for European Application No. 11005649.6 dated Nov. 17, 2015, 5 pages. |
Office Action for European Application No. EP11005207.3 dated Aug. 8, 2012, 4 pages. |
Office Action for U.S. Appl. No. 13/463,714 dated Dec. 7, 2012. |
Office Action for U.S. Appl. No. 14/611,022 dated May 7, 2015, 13 pages. |
Office Action for U.S. Appl. No. 14/612,025 dated Feb. 1, 2016, 12 pages. |
Office Action for U.S. Appl. No. 13/952,467 dated Jan. 15, 2016, 22 pages. |
Office Action for U.S. Appl. No. 14/194,499 dated May 18, 2016, 10 pages. |
Office Action for U.S. Appl. No. 14/207,430 dated Oct. 15, 2015, 57 pages. |
Office Action for U.S. Appl. No. 14/207,430 dated Mar. 10, 2016, 78 pages. |
Office Action for U.S. Appl. No. 14/207,430 dated Jul. 25, 2016, 79 pages. |
Office Action for U.S. Appl. No. 14/213,953 dated Nov. 9, 2015, 20 pages. |
Office Action for U.S. Appl. No. 14/588,202 dated May 10, 2016, 8 pages. |
Office Action for U.S. Appl. No. 14/588,202 dated Sep. 11, 2015, 9 pages. |
Office Action for U.S. Appl. No. 14/613,301 dated Feb. 4, 2016, 42 pages. |
Office Action for U.S. Appl. No. 14/613,301 dated Mar. 31, 2015, 58 pages. |
Office Action for U.S Appl. No. 14/613,301 dated Jul. 31, 2015, 26 pages. |
Office Action for U.S. Appl. No. 14/887,050 dated Mar. 11, 2016, 12 pages. |
Office Action for U.S. Appl. No. 15/046,172 dated Apr. 20, 2016, 8 pages. |
Office Action mailed Apr. 1, 2013 for U.S. Appl. No. 13/174,077, filed Jun. 30, 2011. |
Office Action mailed Aug. 1, 2012 for U.S. Appl. No. 12/894,098, filed Sep. 29, 2010. |
Office Action mailed Mar. 1, 2012 for U.S. Appl. No. 12/835,704, filed Jul. 13, 2010. |
Office Action mailed Aug. 2, 2013 for U.S. Appl. No. 13/594,665 filed Aug. 24, 2012. |
Office Action mailed Sep. 2, 2014 for U.S. Appl. No. 13/705,082, 41 pages. |
Office Action mailed Apr. 3, 2014 for U.S. Appl. No. 13/870,919, filed Apr. 25, 2013. |
Office Action mailed Oct. 3, 2013 for U.S. Appl. No. 131921,157, filed Jun. 18, 2013. |
Office Action mailed Apr. 5, 2012 for U.S. Appl. No. 12/833,898, filed Jul. 9, 2010. |
Office Action mailed Oct. 5, 2011 for U.S. Appl. No. 11/875,541, filed Oct. 19, 2007. |
Office Action mailed Apr. 6, 2015 for U.S. Appl. No. 14/034,390, filed Sep. 23, 2013. |
Office Action mailed Dec. 6, 2013 for U.S Appl. No. 13/564,639, filed Aug. 1, 2012. |
Office Action mailed Dec. 6, 2013 for U.S. Appl. No. 131960,735, filed Aug. 6, 2013. |
Office Action mailed Feb. 6, 2014 for U.S. Appl. No. 13/434,567, filed Mar. 29, 2012. |
Office Action mailed Mar. 3, 2013 for U.S. Appl. No. 13/174,264, filed Jun. 30, 2011. |
Office Action mailed Mar. 6, 2013 for U.S. Appl. No. 13/679,976, filed Nov. 16, 2012. |
Office Action mailed Sep. 6, 2011 for U.S. Appl. No. 12/582,086, filed Oct. 20, 2009. |
Office Action mailed Dec. 7, 2012 for U.S Appl. No. 13/436,714, filed Mar. 30, 2012. |
Office Action mailed Mar. 7, 2013 for U.S. Appl. No. 13/651,169 filed Oct. 12, 2012. |
Office Action mailed May 7, 2013 for U.S. Appl. No. 13/585,759, filed Aug. 14, 2012. |
Office Action mailed Aug. 8, 2012 for EP Application No. EP11005207 filed Jun. 27, 2011. |
Office Action mailed Jan. 8, 2014 for U.S. Appl. No. 12/861,432, filed Aug. 23, 2010. |
Office Action mailed Jun. 8, 2012 for U.S. Appl. No. 11/875,541, filed 19 Oct. 19, 2007. |
Office Action mailed Jul. 9, 2013 for U.S. Appl. No. 13/447,036, filed Apr. 13, 2012. |
Office Action mailed Jul. 9, 2014 for U.S. Appl. No. 14/166,691, filed Jan. 28, 2014. |
Office Action mailed Oct. 9, 2012 for U.S. Appl. No. 13/417,135, filed Mar. 9, 2012. |
Office Action mailed Jan. 10, 2014 for U.S. Appl. No. 13/920,021, filed Jun. 17, 2013. |
Office Action mailed Apr. 11, 2014 for U.S. Appl. No. 13/143,047, filed Jun. 30, 2011. |
Office Action mailed Feb. 11, 2014 for U.S. Appl. No. 13/620,012, filed Sep. 14, 2012. |
Office Action mailed Jul. 11, 2013 for U.S. Appl. No. 13/764,698, filed Feb. 11, 2013. |
Office Action mailed Sep. 11, 2014 for U.S. Appl. No. 13/739,283, filed Jan. 11, 2013. |
Office Action mailed Aug. 12, 2013 for U.S. Appl. No. 13/077,941, filed Mar. 31, 2011. |
Office Action mailed Mar. 12, 2014 for U.S. Appl. No. 13/167,920, filed Jun. 24, 2011. |
Office Action mailed Sep. 12, 2014 for U.S. Appl. No. 13/426,869, filed Mar. 22, 2012. |
Office Action mailed Sep. 12, 2014 for U.S. Appl. No. 13/756,498. |
Office Action mailed Dec. 3, 2015 for U.S. Appl. No. 14/253,796. |
Office Action mailed Feb. 13, 2014 for U.S. Appl. No. 13/174,077, filed Jun. 30, 2011. |
Office Action mailed Mar. 14, 2012 for U.S. Appl. No. 12/815,369, filed Jun. 14, 2010. |
Office Action mailed Mar. 14, 2014 for U.S. Appl. No. 12/835,704, filed Jul. 13, 2010. |
Office Action mailed Apr. 15, 2016 for U.S. Appl. No. 14/597,151. |
Office Action mailed Apr. 16, 2012 for U.S. Appl. No. 12/834,610, filed Jul. 12, 2010. |
Office Action mailed Jan. 16, 2014 for U.S. Appl. No. 13/739,283, filed Jan. 11, 2013. |
Office Action mailed Oct. 16, 2012 for U.S. Appl. No. 12/861,650, filed Aug. 23, 2010. |
Office Action mailed Apr. 17, 2012 for U.S. Appl. No. 12/814,410, filed Jun. 11, 2010. |
Office Action mailed Feb. 17, 2011 for U.S. Appl. No. 12/913,719, filed Oct. 27, 2010. |
Office Action mailed Jun. 17, 2014 for U.S. Appl. No. 14/072,657, filed Nov. 5, 2013. |
Office Action mailed Mar. 17, 2015 for U.S. Appl. No. 14/573,770. |
Office Action mailed Apr. 18, 2016 for U.S. Appl. No. 14/573,770. |
Office Action mailed Apr. 19, 2011 for U.S. Appl. No. 12/582,086, filed Oct. 20, 2009. |
Office Action mailed Aug. 19, 2013 for U.S. Appl. No. 13/585,759, filed Aug. 14, 2012. |
Office Action mailed Jun. 19, 2012 for U.S. Appl. No. 13/149,757, filed May 31, 2011. |
Office Action mailed Mar. 19, 2013 for U.S. Appl. No. 13/465,188, filed May 7, 2012. |
Office Action mailed Mar. 19, 2013 for U.S. Appl. No. 13/564,639, filed Aug. 1, 2012. |
Office Action mailed May 20, 2013 for U.S. Appl. No. 13/725,331, filed Dec. 21, 2012. |
Office Action mailed Nov. 20, 2012 for U.S. Appl. No. 13/149,653, filed May 31, 2011. |
Office Action mailed Sep. 20, 2013 for U.S. Appl. No. 13/481,600, filed May 25, 2012. |
Office Action mailed Mar. 21, 2014 for U.S. Appl. No. 13/447,036 filed Apr. 13, 2012. |
Office Action mailed May 21, 2014 for U.S. Appl. No. 13/764,698, filed Feb. 11, 2013. |
Office Action mailed Sep. 21, 2011 for U.S. Appl. No. 12/835,704, filed Jul. 13, 2010. |
Office Action mailed Jul. 22, 2010 for U.S. Appl. No. 11/875,541, filed Oct. 19, 2007. |
Office Action mailed Jul. 22, 2011 for U.S. Appl. No. 12/913,719, filed Oct. 27, 2010. |
Office Action mailed Sep. 22, 2013 for U.S. Appl. No. 13/189,401, filed Jul. 22, 2011. |
Office Action mailed May 23, 2013 for U.S. Appl. No. 13/592,224, filed Aug. 22, 2012. |
Office Action mailed Aug. 24, 2011 for U.S. Appl. No. 12/835,699, filed Jul. 13, 2010. |
Office Action mailed Apr. 25, 2012 for U.S. Appl. No. 13/149,653, filed May 31, 2011. |
Office Action mailed Apr. 25, 2014 for U.S. Appl. No. 13/761,132, filed Feb. 6, 2013. |
Office Action mailed Jan. 25, 2012 for U.S. Appl. No. 12/861,650, filed Aug. 23, 2010. |
Office Action mailed Oct. 25, 2012 for U.S. Appl. No. 13/461,725, filed May 1, 2012. |
Office Action mailed Sep. 25, 2013 for U.S. Appl. No. 13/194,479, filed Jul. 29, 2011. |
Office Action mailed Nov. 26, 2012 for U.S Appl. No. 13/156,232. |
Office Action mailed Aug. 27, 2013 for U.S. Appl. No. 13/436,714, filed Mar. 30, 2012. |
Office Action mailed Dec. 27, 2013 for U.S Appl. No. 13/525,096, filed Jun. 15, 2012. |
Office Action mailed Mar. 27, 2012 for U.S. Appl. No. 13/314,513, filed Dec. 8, 2011. |
Office Action mailed Feb. 28, 2014 for U.S. Appl. No. 12/625,817, filed Nov. 25, 2009. |
Office Action mailed Jan. 29, 2014 for U.S. Appl. No. 13/586,815, filed Aug. 15, 2012. |
Office Action mailed Jul. 29, 2013 for U.S. Appl. No. 13/466,008, filed May 7, 2012. |
Office Action mailed Mar. 29, 2013 for U.S. Appl. No. 12/861,432, filed Aug. 23, 2010. |
Office Action mailed Jun. 30, 2014 for U.S. Appl. No. 13/531,449, filed Jun. 22, 2012. |
Office Action mailed Mar. 30, 2011 for U.S. Appl. No. 11/875,541, filed Oct. 19, 2007. |
Office Action mailed Sep. 30, 2013 for U.S. Appl. No. 13/189,401, filed Jul. 22, 2011. |
Office Action mailed Sep. 30, 2013 for U.S. Appl. No. 13/462,653, filed May 2, 2012. |
Office Action mailed Apr. 6, 2015 for U.S. Appl. No. 14/034,390. |
Office Action mailed May 20, 2016 for U.S. Appl. No. 14/613,299. |
Office Action mailed Jul. 9, 2015 for U.S. Appl. No. 14/573,817. |
Owen A.E., et al., “Electronic Switching in Amorphous Silicon Devices: Properties of the Conducting Filament”, Proceedings of 5th International Conference on Solid-State and Integrated Circuit Technology, IEEE, 1998, pp. 330-833. |
Owen A.E., et al., “Memory Switching in Amorphous Silicon Devices,” Journal of Non- Crystalline Solids, 1983, vol. 50-60 (Pt.2), pp. 1273-1280. |
Owen A.E., et al., “New Amorphous-Silicon Electrically Programmable Nonvolatile Switching Device,” Solid-State and Electron Devices, IEEE Proceedings, 1982, vol. 129 (Pt 1), pp. 51-54. |
Owen A.E., et al., “Switching in Amorphous Devices,” International Journal of Electronics, 1992, vol. 73 (5), pp. 897-906. |
Rose M.J., et al., “Amorphous Silicon Analogue Memory Devices,” Journal of Non-Crystalline Solids, 1989, vol. 115, pp. 168-170. |
Russo U., et al., “Self-Accelerated Thermal Dissolution Model for Reset Programming in Unipolar Resistive-Switching Memory (RRAM) Devices,” IEEE Transactions on Electron Devices, 2009, vol. 56 (2), pp. 193-200. |
Scott J.C., “Is There an Immortal Memory?,” American Association for the Advancement of Science, 2004, vol. 304 (5667), pp. 62-63. |
Shin W., et al., “Effect of Native Oxide on Polycrystalline Silicon CMP,” Journal of the Korean Physical Society, 2009, vol. 54 (3), pp. 1077-1081. |
Stikeman A., Polymer Memory—The Plastic Path to Better Data Storage, Technology Review, Sep. 2002, pp. 31 Retrieved from the Internet. |
Suehle J.S., et al., “Temperature Dependence of Soft Breakdown and Wear-out in Sub-3 Nm Si02 Films”, 38th Annual International Reliability Physics Symposium, San Jose, California, 2000, pp. 33-39. |
Sune J., et al., “Nondestructive Multiple Breakdown Events in Very Thin Si02 Films,” Applied Physics Letters, 1989, vol. 55, pp. 128-130. |
Terabe K., et al., “Quantized Conductance Atomic Switch,” Nature, 2005, vol. 433, pp. 47-50. |
Waser R., et al., “Nanoionics-based Resistive Switching Memories,” Nature Materials, 2007, vol. 6, pp. 833-835. |
Written Opinion for Application No. PCT/US2009/060023, mailed on May 18, 2010, 3 pages. |
Written Opinion for Application No. PCT/US2009/061249, mailed on May 19, 2010, 3 pages. |
Written Opinion for Application No. PCT/US2011/040090, mailed on Feb. 17, 2012, 6 pages. |
Advisory Action mailed Jun. 8, 2012 for U.S. Appl. No. 12/835,704, filed on Jul. 13, 2010. |
Avila a., et al., “Switching in Coplanar Amorphous Hydrogenated Silicon Devices,” Solid-State Electronics, 2000, vol. 14 (1), pp. 17-27. |
Cagli C., et al., “Evidence for Threshold Switching in the Set Process of Nio-based Rram and Physical Modeling for Set, Reset, Retention and Disturb Prediction”, 2008 IEEE International Electron Devices Meeting (IEDM), Dec. 15-17, 2008, pp. 1-4, San Francisco, CA, USA. |
Chang P.H., at al., “Aluminum Spiking at Contact Windows in Al/Ti--W/Si,” Applied Physics Letters, 1988, vol. 52 (4), pp. 272-274. |
Chen Y., et al., “Nanoscale Molecular-switch Crossbar Circuits,” Nanotechnology, 2003, vol. 14, pp. 462-468. |
Chinese Office Action (English Translation) for Chinese Application No. 201180050941.0 dated Apr. 3, 2015, 8 pages. |
Chinese Office Action (English Translation) for Chinese Application No. 201280027066.9 dated Nov. 23, 2015, 5 pages. |
Chinese Office Action (English Translation) for Chinese Application No. 201110195933.7 dated Jul. 31, 2014, 4 pages. |
Chinese Office Action (English Translation) for Chinese Application No. 201110195933.7 dated May 18, 2015, 4 pages. |
Chinese Office Action (English Translation) for Chinese Application No. 201180050941.0 dated Dec. 9, 2015, 5 pages. |
Chinese Office Action (with English Translation) for Chinese Application No. 201280027066.9 mailed on Jul. 4, 2016, 5 pages. |
Chinese Office Action (with English Translation) for Chinese Application No. 201290000773.4 dated Jun. 9, 2014, 3 pages. |
Chinese Seach Report (English Translation) for Chinese Application No. 201180050941.0 dated Mar. 25, 2015, 1 page. |
Chinese Search Report (English Translation) for Chinese Application No. 201280027066.9 dated Nov. 13, 2015, 2 pages. |
Choi J.W., “Bistable [2]Rotaxane Based Molecular Electronics: Fundamentals and Applications”, Dissertation, Chapter 3, California Institute of Technology, Pasadena, 2007, pp. 79-120. Retrieved from the Internet. |
Chou S.Y., et al., “Imprint Lithography With 25-Nanometer Resolution,” Science, 1996, vol. 272, pp. 85-87. |
Collier C.P., et al., “Electronically Configurable Molecular-based Logic Gates ,” Science, 1999, vol. 285 (5426), pp. 391-395. |
Corrected Notice of Allowability dated Nov. 20, 2014 for U.S. Appl. No. 13/594,665, 5 pages. |
Corrected Notice of Allowability dated Jun. 15, 2016 for U.S. Appl. No. 13/952,467, 10 pages. |
Corrected Notice of Allowability mailed Oct. 1, 2013 for U.S. Appl. No. 13/733,828, filed d Jan. 3, 2013. |
Corrected Notice of Allowance mailed Jan. 11, 2013 for U.S. Appl. No. 12/861,666 dated Aug. 23, 2010. |
Dehon A., “Array-Based Architecture for FET-Based, Nanoscale Electronics,” IEEE Transactions on Nanotechnology, 2003, vol. 2 (1), pp. 23-32. |
Del Alamo J., et al., “Operating limits of Al-alloyed High-low Junction for BSF Solar Cells,” Solid-State Electronics, 1981, vol. 24, pp. 415-420. |
Den Boer W., “Threshold Switching in Hydrogenated Amorphous Silicon,” Applied Physics Letters, 1982, vol. 40, pp. 312-813. |
Dey S.K., “Electrothermal Model of Switching in Amorphous Silicon Films,” Journal of Vacuum Science & Technology, 1980, vol. 17 (1), pp. 445-448. |
Dong Y., et al., “Si/a-Si Core/Shell Nanowires as Nonvolatile Crossbar Switches,” Nano Letters, 2008, vol. 8 (2), pp. 386-391. |
European Search Report for Application No. EP09819890.6 mailed on Mar. 27, 2012. |
European Search Report for Application No. EP11005207.3 mailed on Oct. 12, 2011. |
European Search Report for Application No. EP14000949, mailed on Jun. 4, 2014, 7 pages. |
European Search Report for European Application No. EP11005649 mailed Oct. 15, 2014, 2 pages. |
Ex parte Quayle Action mailed May 8, 2012 for U.S. Appl. No. 12/826,653, filed Jun. 29, 2010. |
Final Office Action dated Jun. 29, 2016 for U.S. Appl. No. 14/692,677, 21 pages. |
Final Office Action for U.S. Appl. No. 14/612,025 dated Jun. 14, 2016, 7 pages. |
Final Office Action mailed Feb. 1, 2016 for U.S. Appl. No. 14/573,817. |
Final Office Action mailed May 20, 2016 for U.S. Appl. No. 14/253,796. |
Final Office Action mailed Aug. 13, 2014 for U.S. Appl. No. 13/525,096, filed Jun. 15, 2012. |
Gangopadhyay S., et al., “Memory Switching in Sputtered Hydrogenated Amorphous Silicon (a-Si:H),” Japanese Journal of Applied Physics, 1985, vol. 24 (10), pp. 1363-1364. |
Goronkin H, et al., High-Performance Emerging Solid-State Memory Technologies, MRS Bulletin, Nov. 2004, pp. 805-813. Retrieved from the Internet. |
Hiajto J., et al., “Amorphous & Microcrystalline Semiconductor Devices: Materials and Device Physics”, Artech House Publishers, Mar. 1, 2004, vol. 2, pp. 640-700. |
Hajto J., et al., “Analogue Memory and Ballistic Electron Effects in Metal-amorphous Silicon Structures,” Philosophical Magazine, 1991, vol. 63 (1), pp. 349-369. |
Hajto J., et al., “Electronic Switching in Amorphous-Semiconductor Thin Films”, Chapter 14, 1992, pp. 640-701. |
Hajto J., et al., “The Programmability of Amorphous Silicon Analogue Memory Elements,” Materials Research Society Symposium Proceedings, 1990, vol. 192, pp. 405-410. |
Holmes A.J., et al., “Design of Analogue Synapse Circuits using Non-Volatile a-Si:H Memory Devices”, Proceedings of IEEE International Symposium on Circuits and System, 1994, pp. 351-354, vol. 6. |
Hu J., et al., “AC Characteristics of Cr/p.sup.+a-Si:H/V Analog Switching Devices,” IEEE Transactions on Electron Devices, 2000, vol. 47 (9), pp. 1751-1757. |
Hu X.Y., et al., “Write Amplification Analysis in Flash-based Solid State Drives”, SYSTOR'09; 20090504-20090406, May 4, 2009, pp. 1-9. |
Hudgens S., et al., “Overview of Phase-Change Chalcogenide Nonvolatile Memory Technology”, MRS Bulletin, Nov. 2004, pp. 829-832. Retrieved from the Internet. |
International Search Report and Written Opinion for Application No. PCT/US2011/040362, mailed on Jan. 19, 2012, 7 pages. |
International Search Report and Written Opinion for Application No. PCT/US2011/046035, mailed on Mar. 27, 2012, 6 pages. |
International Search Report and Written Opinion for Application No. PCT/US2012/040232, mailed on Feb. 26, 2013, 7 pages. |
International Search Report and Written Opinion for Application No. PCT/US2012/040242, mailed on Jan. 31, 2013, 9 pages. |
Japanese Office Action mailed on Aug. 9, 2016 for Japanese Application No. 2014-513700, 8 pages (including translation). |
Chinese Office Action mailed on Sep. 1, 2016 for Chinese Application No. 201380027469.8, 8 pages (including translation). |
Office Action dated Aug. 12, 2016 for U.S. Appl. No. 14/667,346, 27 pages. |
Office Action dated Aug. 12, 2016 for U.S. Appl. No. 14/613,301, 43 pages. |
Office Action dated Aug. 23, 2016 for U.S. Appl. No. 14/613,585, 9 pages. |
Notice of Allowance dated Sep. 14, 2016 for U.S. Appl. No. 14/588,202, 119 pages. |
Notice of Allowance dated Oct. 5, 2016 for U.S. Appl. No. 14/887,050, 113 pages. |
Notice of Allowance dated Oct. 7, 2016 for U.S. Appl. No. 14/213,953, 43 pages. |
Office Action for U.S. Appl. No. 14/597,151 dated Oct. 20, 2016, 52 pages. |
Notice of Allowance for U.S. Appl. No. 14/509,967 dated Oct. 24, 2016, 42 pages. |
Notice of Allowance for U.S. Appl. No. 14/611,022 dated Oct. 26, 2016, 41 pages. |
Notice of Allowance for U.S. Appl. No. 13/952,467 dated Sep. 28, 2016, 128 pages. |
Notice of Allowance for U.S. Appl. No. 15/046,172 dated Oct. 4, 2016, 116 pages. |
Notice of Allowance for U.S. Appl. No. 14/612,025 dated Oct. 19, 2016, 108 pages. |
Office Action for U.S Appl. No. 14/588,136 dated Nov. 2, 2016, 132 pages. |
Number | Date | Country | |
---|---|---|---|
20150009745 A1 | Jan 2015 | US |
Number | Date | Country | |
---|---|---|---|
61500574 | Jun 2011 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 13481696 | May 2012 | US |
Child | 14383079 | US |