Patent Grant
11250905
The present invention relates to semiconductor memory technology. More specifically, the present invention relates to a semiconductor memory device comprising an electrically floating body transistor.
Semiconductor memory devices are used extensively to store data. Memory devices can be characterized according to two general types: volatile and non-volatile. Volatile memory devices such as static random access memory (SRAM) and dynamic random access memory (DRAM) lose data that is stored therein when power is not continuously supplied thereto.
A DRAM cell without a capacitor has been investigated previously. Such memory eliminates the capacitor used in the conventional 1T/1C memory cell, and thus is easier to scale to smaller feature size. In addition, such memory allows for a smaller cell size compared to the conventional 1T/1C memory cell. Chatterjee et al. have proposed a Taper Isolated DRAM cell concept in “Taper Isolated Dynamic Gain RAM Cell”, P. K. Chatterjee et al., pp. 698-699, International Electron Devices Meeting, 1978 (“Chatterjee-1”), “Circuit Optimization of the Taper Isolated Dynamic Gain RAM Cell for VLSI Memories”, P. K. Chatterjee et al., pp. 22-23, IEEE International Solid-State Circuits Conference, February 1979 (“Chatterjee-2”), and “dRAM Design Using the Taper-Isolated Dynamic RAM Cell”, J. E. Leiss et al., pp. 337-344, IEEE Journal of Solid-State Circuits, vol. SC-17, no. 2, April 1982 (“Leiss”), all of which are hereby incorporated herein, in their entireties, by reference thereto. The holes are stored in a local potential minimum, which looks like a bowling alley, where a potential barrier for stored holes is provided. The channel region of the Taper Isolated DRAM cell contains a deep n-type implant and a shallow p-type implant. As shown in “A Survey of High-Density Dynamic RAM Cell Concepts”, P. K. Chatterjee et al., pp. 827-839, IEEE Transactions on Electron Devices, vol. ED-26, no. 6, June 1979 (“Chatterjee-3”), which is hereby incorporated herein, in its entirety, by reference thereto, the deep n-type implant isolates the shallow p-type implant and connects the n-type source and drain regions.
Terada et al. have proposed a Capacitance Coupling (CC) cell in “A New VLSI Memory Cell Using Capacitance Coupling (CC) Cell”, K. Terada et al., pp. 1319-1324, IEEE Transactions on Electron Devices, vol. ED-31, no. 9, September 1984 (“Terada”), while Erb has proposed Stratified Charge Memory in “Stratified Charge Memory”, D. M. Erb, pp. 24-25, IEEE International Solid-State Circuits Conference, February 1978 (“Erb”), both of which are hereby incorporated herein, in their entireties, by reference thereto.
DRAM based on the electrically floating body effect has been proposed both in silicon-on-insulator (SOI) substrate (see for example “The Multistable Charge-Controlled Memory Effect in SDI Transistors at Low Temperatures”, Tack et al., pp. 1373-1382, IEEE Transactions on Electron Devices, vol. 37, May 1990 (“Tack”), “A Capacitor-less 1T-DRAM Cell”, S. Okhonin et al., pp. 85-87, IEEE Electron Device Letters, vol. 23, no. 2, February 2002 and “Memory Design Using One-Transistor Gain Cell on SOI”, T. Ohsawa et al., pp. 152-153, Tech. Digest, 2002 IEEE International Solid-State Circuits Conference, February 2002, (all of which are hereby incorporated herein, in their entireties, by reference thereto) and in bulk silicon (see for example “A one transistor cell on bulk substrate (1T-Bulk) for low-cost and high density eDRAM”, R. Ranica et al., pp. 128-129, Digest of Technical Papers, 2004 Symposium on VLSI Technology, June 2004 (“Ranica-1”), “Scaled 1T-Bulk Devices Built with CMOS 90 nm Technology for Low-Cost eDRAM Applications”, R. Ranica et al., 2005 Symposium on VLSI Technology, Digest of Technical Papers (“Ranica-2”), “Further Insight Into the Physics and Modeling of Floating-Body Capacitorless DRAMs”, A. Villaret et al, pp. 2447-2454, IEEE Transactions on Electron Devices, vol. 52, no. 11, November 2005 (“Villaret”), “Simulation of intrinsic bipolar transistor mechanisms for future capacitor-less eDRAM on bulk substrate”, R. Pulicani et al., pp. 966-969, 2010 17th IEEE International Conference on Electronics, Circuits, and Systems (ICECS) (“Pulicani”), which are hereby incorporated herein, in their entireties, by reference thereto).
Widjaja and Or-Bach describes a bi-stable SRAM cell incorporating a floating body transistor, where more than one stable state exists for each memory cell (for example as described in U.S. Pat. No. 8,130,548 to Widjaja et al., titled “Semiconductor Memory Having Floating Body Transistor and Method of Operating” (“Widjaja-1”), U.S. Pat. No. 8,077,536, “Method of Operating Semiconductor Memory Device with Floating Body Transistor Using Silicon Controlled Rectifier Principle” (“Widjaja-2”), U.S. Patent Application Publication No. 2013/0264656 A113/746,523, “Memory Device Having Electrically Floating Body Transistor” (“Widjaja-3”), all of which are hereby incorporated herein, in their entireties, by reference thereto). This bi-stability is achieved due to the applied back bias which causes impact ionization and generates holes to compensate for the charge leakage current and recombination.
A semiconductor memory cell comprising an electrically floating body having two stable states is disclosed. A method of operating the memory cell is disclosed.
In one aspect of the present invention, a semiconductor memory instance is provided that includes an array of memory cells, including a plurality of semiconductor memory cells arranged in at least one column and at least one row. Each semiconductor memory cell includes a floating body region configured to be charged to a level indicative of a state of the memory cell; a plurality of buried well regions, wherein each of the buried well regions can be individually selected; and a decoder circuit to select at least one of the buried well regions.
In at least one embodiment, each memory cell is configured to provide at least two stable states.
In at least one embodiment, each memory cell further comprises a first region in electrical contact with the floating body region and a second region in electrical contact with the floating body region.
In at least one embodiment, each memory cell further comprises a gate positioned between the first and second regions.
In at least one embodiment, an address signal is provided as an input to the decoder circuit to select the buried well region.
In at least one embodiment, a bias to one or more of the buried well regions may be removed, while maintaining bias to others of the buried well regions.
In at least one embodiment, a signal generator circuit is provided to supply bias conditions for operations of the array.
In at least one embodiment, the signal generator circuit provides different ramp rates for read and write operations.
In at least one embodiment, the ramp rates for the read operations are lower than the ramp rates for the write operations.
In another aspect of the present invention, a semiconductor memory instance includes: an array of semiconductor memory cells, the array comprising at least one memory sub-array, each memory sub-array comprising: a plurality of the semiconductor memory cells arranged in at least one column and at least one row, each the semiconductor memory cell comprising: a floating body region configured to be charged to a level indicative of a state of the semiconductor memory cell; a buried well region; and a decoder circuit to select at least one of the at least one memory sub-array.
In at least one embodiment, at least one of the at least one memory sub-array may be selectively disabled.
In at least one embodiment, a bias to the buried well region within one of the at least one memory sub-array may be applied to maintain the states of the semiconductor memory cells in the one of the at least one memory sub-array during a high portion of a clock cycle and turned-off during a low portion of the clock cycle.
In at least one embodiment, each semiconductor memory cell is configured to provide at least two stable states.
In another aspect of the present invention, an integrated circuit device includes an array of semiconductor memory cells, the array comprising: a plurality of the semiconductor memory cells arranged in at least one column and at least one row, each semiconductor memory cell comprising: a floating body region configured to be charged to a level indicative of a state of the semiconductor memory cell, respectively; a plurality of buried well regions, wherein each buried well region can be individually selected; and a decoder circuit to select at least one of the buried well regions.
In at least one embodiment, the integrated circuit device further includes a supply generator circuitry.
In at least one embodiment, each semiconductor memory cell is configured to provide at least two stable states.
In at least one embodiment, the integrated circuit device further includes an address signal as an input to the decoder circuit to select at least one of the buried well regions.
In at least one embodiment, a bias to at least one of the buried well regions may be removed, while maintaining bias to at least one other of the buried well regions.
In at least one embodiment, the integrated circuit device further includes a signal generator circuit to provide bias conditions for operations of the array.
In at least one embodiment, the signal generator circuit provides different ramp rates for read and write operations.
These and other features of the invention will become apparent to those persons skilled in the art upon reading the details of the devices and methods as more fully described below.
Before the present devices and methods are described, it is to be understood that this invention is not limited to particular embodiments described, as such may, of course, vary. It is also to be understood that the terminology used herein is for the purpose of describing particular embodiments only, and is not intended to be limiting, since the scope of the present invention will be limited only by the appended claims.
Where a range of values is provided, it is understood that each intervening value, to the tenth of the unit of the lower limit unless the context clearly dictates otherwise, between the upper and lower limits of that range is also specifically disclosed. Each smaller range between any stated value or intervening value in a stated range and any other stated or intervening value in that stated range is encompassed within the invention. The upper and lower limits of these smaller ranges may independently be included or excluded in the range, and each range where either, neither or both limits are included in the smaller ranges is also encompassed within the invention, subject to any specifically excluded limit in the stated range. Where the stated range includes one or both of the limits, ranges excluding either or both of those included limits are also included in the invention.
Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. Although any methods and materials similar or equivalent to those described herein can be used in the practice or testing of the present invention, the preferred methods and materials are now described. All publications mentioned herein are incorporated herein by reference to disclose and describe the methods and/or materials in connection with which the publications are cited.
It must be noted that as used herein and in the appended claims, the singular forms “a”, “an”, and “the” include plural referents unless the context clearly dictates otherwise. Thus, for example, reference to “a terminal” includes a plurality of such terminals and reference to “the cell” includes reference to one or more cells and equivalents thereof known to those skilled in the art, and so forth.
The publications discussed herein are provided solely for their disclosure prior to the filing date of the present application. The dates of publication provided may be different from the actual publication dates which may need to be independently confirmed.
Referring to
Memory cell 50 also includes a buried layer region 22 of a second conductivity type, such as n-type, for example (or p-type, when the first conductivity type is n-type); a floating body region 24 of the first conductivity type, such as p-type, for example; and source/drain regions 16 and 18 of the second conductivity type, such as n-type, for example.
Buried layer 22 may be formed by an ion implantation process on the material of substrate 12. Alternatively, buried layer 22 can be grown epitaxially on top of substrate 12 or formed through a solid state diffusion process.
The floating body region 24 of the first conductivity type is bounded on top by source line region 16, drain region 18, and insulating layer 62 (or by surface 14 in general), on the sides by insulating layer 26, and on the bottom by buried layer 22. Floating body 24 may be the portion of the original substrate 12 above buried layer 22 if buried layer 22 is implanted. Alternatively, floating body 24 may be epitaxially grown. Depending on how buried layer 22 and floating body 24 are formed, floating body 24 may have the same doping as substrate 12 in some embodiments or a different doping, if desired in other embodiments.
A source line region 16 having a second conductivity type, such as n-type, for example (or p-type, when the first conductivity type is n-type), is provided in floating body region 24, so as to bound a portion of the top of the floating body region in a manner discussed above, and is exposed at surface 14. Source line region 16 may be formed by an implantation process on the material making up substrate 12, according to any implantation process known and typically used in the art. Alternatively, a solid state diffusion or a selective epitaxial growth process could be used to form source line region 16.
A bit line region 18, also referred to as drain region 18, having a second conductivity type, such as n-type, for example (or p-type, when the first conductivity type is n-type), is also provided in floating body region 24, so as to bound a portion of the top of the floating body region in a manner discussed above, and is exposed at cell surface 14. Bit line region 18 may be formed by an implantation process on the material making up substrate 12, according to any implantation process known and typically used in the art. Alternatively, a solid state diffusion or a selective epitaxial growth process could be used to form bit line region 18.
A gate 60 is positioned in between the source line region 16 and the drain region 18, above the floating body region 24. The gate 60 is insulated from the floating body region 24 by an insulating layer 62. Insulating layer 62 may be made of silicon oxide and/or other dielectric materials, including high-K dielectric materials, such as, but not limited to, tantalum peroxide, titanium oxide, zirconium oxide, hafnium oxide, and/or aluminum oxide. The gate 60 may be made of, for example, polysilicon material or metal gate electrode, such as tungsten, tantalum, titanium and their nitrides.
Insulating layers 26 (like, for example, shallow trench isolation (STI)), may be made of silicon oxide, for example, though other insulating materials may be used. Insulating layers 26 insulate memory cell 50 from adjacent memory cell 50. The bottom of insulating layer 26 may reside inside the buried region 22 allowing buried region 22 to be continuous as shown in
Cell 50 includes several terminals: word line (WL) terminal 70 electrically connected to gate 60, bit line (BL) terminal 74 electrically connected to bit line region 18, source line (SL) terminal 72 electrically connected to source line region 16, buried well (BW) or deep n-well (DNWL) terminal 76 electrically connected to buried layer 22, and substrate terminal 78 electrically connected to the substrate 12. Alternatively, the SL terminal 72 may be electrically connected to region 18 and BL terminal 74 may be electrically connected to region 16.
Inherent in memory cell 50 are metal-oxide-semiconductor (MOS) transistor 20, formed by source line region 16, gate 60, bit line region 18, and floating body region 24, and bipolar devices 30a and 30b, formed by buried well region 22, floating body region 24, and source line region 16 or bit line region 18, respectively.
Also inherent in memory device 50 is bipolar device 30c, formed by source line region 16, floating body 24, and bit line region 18. For drawings clarity, bipolar device 30c is shown separately in
Several operations can be performed by memory cell 50 such as holding, read, write logic-1 and write logic-0 operations, and have been described in U.S. Patent Application Publication No. 2010/00246284 to Widjaja et al., titled “Semiconductor Memory Having Floating Body Transistor and Method of Operating” (“Widjaja-1”) and U.S. Patent Application Publication No. 2010/0034041, “Method of Operating Semiconductor Memory Device with Floating Body Transistor Using Silicon Controlled Rectifier Principle” (“Widjaja-2”), which are both hereby incorporated herein, in their entireties, by reference thereto.
In one embodiment the bias conditions for the holding operation on memory cell 50 are: 0 volts is applied to WL terminal 70, 0 volts is applied to BL terminal 74, 0 volts is applied to SL terminal 72, a positive voltage, for example, +1.2 volts is applied to BW terminal 76, and 0 volts is applied to the substrate terminal 78. In other embodiments, different voltages may be applied to the various terminals of memory cell 50 and the exemplary voltages described are not limiting.
The region where the product β×(M−1) approaches 1 and is characterized by hole current moving into the base region of a bipolar transistor is sometimes referred to as the reverse base current region and has been described for example in “A New Static Memory Cell Based on Reverse Base Current (RBC) Effect of Bipolar Transistor”, K. Sakui et al., pp. 44-47, International Electron Devices Meeting, 1988 (“Sakui-1”), “A New Static Memory Cell Based on the Reverse Base Current Effect of Bipolar Transistors”, K. Sakui et al., pp. 1215-1217, IEEE Transactions on Electron Devices, vol. 36, no. 6, June 1989 (“Sakui-2”), “On Bistable Behavior and Open-Base Breakdown of Bipolar Transistors in the Avalanche Regime—Modeling and Applications”, M. Reisch, pp. 1398-1409, IEEE Transactions on Electron Devices, vol. 39, no. 6, June 1992 (“Reisch”), all of which are hereby incorporated herein, in their entireties, by reference thereto.
The latching behavior based on the reverse base current region has also been described in a biristor (i.e. bi-stable resistor) for example in “Bistable resistor (Biristor)—Gateless Silicon Nanowire Memory”, J.-W. Han and Y.-K. Choi, pp. 171-172, 2010 Symposium on VLSI Technology, Digest of Technical Papers, 2010 “(“J.-W. Han”), which is hereby incorporated herein, in its entirety, by reference thereto. In a two-terminal biristor device, a refresh operation is still required. J.-W. Han describes a 200 ms data retention for the silicon nanowire biristor memory. In memory cell 50, the state of the memory cell is maintained due to the vertical bipolar transistors 30a and 30b, while the remaining cell operations (i.e. read and write operations) are governed by the lateral bipolar transistor 30c and MOS transistor 20. Hence, the holding operation does not require any interruptions to the memory cell 50 access.
If floating body 24 is neutrally charged (the voltage on floating body 24 being equal to the voltage on grounded bit line region 18), a state corresponding to logic-0, no (or low) current will flow through the n-p-n bipolar devices 30a and 30b. The bipolar devices 30a and 30b will remain off and no impact ionization occurs. Consequently memory cells in the logic-0 state will remain in the logic-0 state.
Sakui-1 and Sakui-2 describe a memory cell based on the reverse base current effect, where the base of a n-p-n bipolar transistor is connected to a p-type MOS transistor. Reisch describes the challenges with the memory cell described in Sakui-1 and Sakui-2, which includes the requirement for the current of the p-type MOS transistor. Because the collector terminal of the bipolar transistor also serves as the channel of the p-type MOS transistor, any changes in operating conditions or process conditions will affect both the bipolar transistor and the p-type MOS transistor. For example, increasing the doping level of the collector region will improve the impact ionization efficiency. However, it will also increase the doping level of the p-type MOS transistor channel region, and reduces the drive current of the p-type MOS transistor.
An autonomous refresh for a floating body memory, without requiring to first read the memory cell state, has been described for example in “Autonomous Refresh of Floating Body Cell (FBC)”, Ohsawa et al., pp. 801-804, International Electron Device Meeting, 2008 (“Ohsawa”), U.S. Pat. No. 7,170,807 “Data Storage Device and Refreshing Method for Use with Such Device”, Fazan et al. (“Fazan”), which are hereby incorporated herein, in their entireties, by reference thereto. Ohsawa and Fazan teach an autonomous refresh method by applying periodic gate and drain voltage pulses, which interrupt access to the memory cells being refreshed. In memory cell 50, more than one stable state is achieved because of the vertical bipolar transistors 30a and 30b. The read and write operations of the memory cell 50 are governed by the lateral bipolar transistor 30c and MOS transistor 20. Hence, the holding operation does not require any interruptions to the memory cell 50 access.
In the holding operation described with regard to
The holding operation results in the floating body memory cell having two stable states: the logic-0 state and the logic-1 state separated by an energy barrier, which are represented by VFB0, VFB1, and VTS, respectively.
The values of the floating body 24 potential where the current changes direction, i.e. VFB0, VFB1, and VTS, can be modulated by the potential applied to the BW terminal 76. These values are also temperature dependent.
The holding/standby operation also results in a larger memory window by increasing the amount of charge that can be stored in the floating body 24. Without the holding/standby operation, the maximum potential that can be stored in the floating body 24 is limited to the flat band voltage VFB as the junction leakage current to regions 16 and 18 increases exponentially at floating body potential greater than VFB. However, by applying a positive voltage to substrate terminal 78, the bipolar action results in a hole current flowing into the floating body 24, compensating for the junction leakage current between floating body 24 and regions 16 and 18. As a result, the maximum charge VMC stored in floating body 24 can be increased by applying a positive bias to the substrate terminal 78 as shown in
Floating body DRAM cells described in Ranica-1, Ranica-2, Villaret, and Pulicani only exhibit one stable state, which is often assigned as logic-0 state. Villaret describes the intrinsic bipolar transistors enhance the data retention of logic-1 state, by drawing the electrons which otherwise would recombine with the holes stored in the floating body region. However, only one stable state is observed because there is no hole injection into the floating body region to compensate for the charge leakage and recombination.
Memory array 100 may be broken/segmented into multiple sub-arrays. For example, the buried layer region 22 may be segmented to allow for independent memory operation. In one embodiment of the present invention, if the content of a memory sub-array is no longer needed, the holding/standby operation may be terminated by removing the positive bias applied to the BW terminal 76 of that memory sub-array.
As an example, to optimize power management, the SCTR_ENBL signal may be governed by a clock signal. This circuitry would be designed to save power during the low portion of the clock cycle, yet with optimized duty cycle to maintain data integrity during the cycle high time. In another embodiment of the present invention, the BW_SCTR (connected to the BW terminal 76 of the memory sub-array) needs to be set high during certain memory access (for example read and write logic-1 operation). In another example, the BW_SCTR may be set low during other memory operation (for example write logic-0 operation).
The read and write operations of the memory cell have been described, for example, in Widjaja-1 and Widjaja-2.
In one particular non-limiting embodiment, about 0.0 volts is applied to selected SL terminal 72a, about +0.4 volts is applied to the selected BL terminal 74a, about +1.2 volts is applied to the selected WL terminal 70a, about +1.2 volts is applied to selected BW terminal 76a, and about 0.0 volts is applied to terminal 78. The unselected terminals 74 remain at 0.0 volts and the unselected terminals 70 remain at 0.0 volts.
During a read operation, the selected WL terminal 70a (electrically connected to gate 60) is raised from the initial/standby condition (for example 0.0V) to the read voltage (for example +1.2V). During the rise time of the gate 60 voltage, the surface 14 channel potential will be in non-equilibrium condition as there will be a delay for electrons from source and/or drain regions to drift into the channel region, for example as described in “Substrate Response of a Floating Gate n-Channel MOS Memory Cell Subject to a Positive Linear Ramp Rate”, Han-Sheng Lee and David Scott Lowrie, Solid-State Electronics 24(3), 1981, pp. 267-273, which is hereby incorporated herein, in its entirety, by reference thereto. The coupling ratio between the gate voltage and the floating body 24 is affected by the rise time of the gate voltage, where a higher ramp rate will result in a higher coupling ratio between the gate 60 voltage and the floating body region 24 potential. During the read operation, the rise time of the gate voltage needs to be controlled so that the increase of the floating body 24 potential by gate 60 to floating body 24 coupling is less than the difference between the transition voltage and the logic-0 voltage (i.e. VTS−VFB0) to avoid undesired writing of memory cells 50 in logic-0 state into logic-1 state. The ramp rate during the read operation may be designed to be slower than the ramp rate during the write logic-1 operation, for example by designing the timing of the signals generated by analog supply generation/regulation block 135 (see
During the read operation, the selected BL terminal 74a is also increased from the initial/standby condition (e.g. about 0.0V) to the read voltage (e.g. about +0.4V). During the rise time of the drain region 18, hole current (from the minority carrier of the drain region 18) will flow to the floating body region 24. The hole current is relatively small as it holes are minority carriers. Nevertheless, the rise time of the BL terminal 74a needs to be controlled so that the injected hole can flow out of the floating body region 24 (to the source region 16) to avoid undesired writing of memory cells 50 from logic-0 state to logic-1 state. The ramp rate during the read operation may be designed to be slower than the ramp rate during the write logic-1 operation, for example by designing the timing of the signals generated by analog supply generation/regulation block 135 (see
The minority hole current (when the drain region 18 is raised to a positive voltage) is inversely proportional to the concentration of a lower-doped region of the p-n junction. The hole current can therefore be reduced by optimizing the concentration of the lower-doped region of the p-n junction. This can be achieved through the optimization of the process steps to form the doping profile of the floating body region 24 and/or the drain region 18, for example through the optimization of the ion implantation dose and energy and/or the subsequent thermal process to activate the dopant. Epitaxial growth process may also be used to form the floating body region 24 and/or the drain region 18.
In one particular non-limiting embodiment, the selected WL terminal 70a (electrically connected to gate 60) is increased from the initial/standby condition (e.g. about 0.0V) to the write condition (e.g. about +0.8V). The selected BL terminal 74a (electrically connected to drain 18) is increased from the initial/standby condition (e.g. about 0.0V) to the write condition (e.g. about +0.6V). Similar to that of the read operation, the coupling ratio between the gate electrode 60 and the floating body region 24 is a function of the ramp rate. As a result, a higher ramp rate may assist the write logic-1 operation. However, the voltage ramp rate of the WL terminal 70a also has to be controlled to avoid undesired writing of unselected memory cells 50 in the selected row from logic-0 state to logic-1 state. Similarly, the voltage ramp rate of the BL terminal 74a may also assist the write logic-1 operation. However, the voltage ramp rate of the BL terminal 74a also has to be controlled to avoid undesired writing of unselected memory cells 50 in the selected column from logic-0 state to logic-1 state.
In one particular non-limiting embodiment, the selected WL terminal 70a (electrically connected to gate 60) is increased from the initial/standby condition (e.g. about 0.0V) to the write condition (e.g. about +0.8V), while the selected BL terminal 74a (electrically connected to drain 18) and selected SL terminal 72a (electrically connected to source 16) is increased from the initial/standby condition (e.g. about 0.0V) to the write condition (e.g. about +0.3V). As described, the coupling ratio between the gate electrode 60 and the floating body region 24 is a function of the ramp rate. As a result, a higher ramp rate may assist the write logic-1 operation. However, the voltage ramp rate of the WL terminal 70a also has to be controlled to avoid undesired writing of unselected memory cells 50 in the selected row from logic-0 state to logic-1 state. Similarly, the voltage ramp rate of the BL terminal 74a and SL terminal 72a may also assist the write logic-1 operation. However, the voltage ramp rate of the BL terminal 74a and SL terminal 72a also have to be controlled to avoid undesired writing of unselected memory cells 50 in the selected column from logic-0 state to logic-1 state, for example by designing the timing of the signals generated by analog supply generation/regulation block 135 (see
The selected WL terminal 70a (electrically connected to gate 60) is decreased from the initial/standby condition (e.g. about 0.0V) to the write condition (e.g. about −0.1V). The selected BL terminal 74a (electrically connected to drain 18) is increased from the initial/standby condition (e.g. about 0.0V) to the write condition (e.g. about −0.2V). The unselected WL terminals 70n (electrically connected to gate) are increased from initial/standby condition (e.g. about 0.0V) to the write inhibit condition (e.g. about +0.3V). Similar to that of the read operation, the coupling ratio between the gate electrode 60 and the floating body region 24 is a function of the ramp rate. The voltage ramp rate of the unselected WL terminal 70n also has to be controlled to avoid undesired writing of unselected memory cells 50 in the unselected row from logic-0 state to logic-1 state. The ramp rate may be optimized for different process technology depending on the capacitance between the gate region 60 and the floating body region 24. In one particular non-limiting embodiment, the ramp rate of the gate 60 voltage is designed to be about +0.3V/200 ps. However, this ramp rate may vary, while maintaining a lower ramp compared to that of the write logic-1 operation. For example, the ramp rate of the gate 60 voltage may be in the range of about +0.3V/20 ps to +0.3V/2 ns.
The selected WL terminal 70a (electrically connected to gate 60) is raised from the initial/standby condition (for example 0.0V) to the write logic-0 voltage (for example +1.2V). As has been described above, the coupling ratio between the gate electrode 60 and the floating body region 24 is a function of the ramp rate. As a result, a higher ramp rate may assist the write logic-0 operation. However, the voltage ramp rate of the WL terminal 70a also has to be controlled to avoid undesired writing of unselected memory cells 50 in the selected row from logic-0 state to logic-1 state. The ramp rate may be optimized for different process technology depending on the capacitance between the gate region 60 and the floating body region 24. In one particular non-limiting embodiment, the ramp rate of the gate 60 voltage is designed to be about +1.2V/200 ps. However, this ramp rate may vary, while maintaining a lower ramp compared to that of the write logic-1 operation. For example, the ramp rate of the gate 60 voltage may be in the range of about +1.2V/20 ps to +1.2V/2 ns.
After the write logic-0 operation is finished, the potential of the BL terminal 74 is raised from the negative voltage (e.g. about −0.2V) to its standby condition (e.g. about 0.0V). The ramp rate of the BL terminal 74 needs to be controlled to avoid undesired writing of unselected memory cells 50 in the selected column from logic-0 state to logic-1 state as well as undesired reverting of written bit state of the selected memory cell.
In one embodiment, the following bias conditions are applied: the selected WL terminal 70a is decreased from the initial/standby condition (e.g. about 0.0V) to the write condition (e.g. about −0.2V). The selected SL terminal 72a and BL terminal 74a are increased to the write condition (e.g. about +0.2V) from the initial/standby condition (e.g. about 0.0V).
The source and drain capacitance may be increased to improve the coupling of the source and drain potential to the floating body potential.
The folded memory array architecture allows the use of adjacent BL as a reference. In an exemplary read operation illustrated in
The selected BL terminal and the BL terminal directly adjacent to it, for example BL terminals 74a and 74b are pre-charged to a positive voltage, for example Vdd/2. After the pre-charge operation, the charge on the selected BL terminal 74a may or may not be discharged depending on the state of the memory cell 50a. If memory cell 50a is in logic-1 state having a higher conductance, then the charge on the BL terminal 74a will be discharged through the memory cell 50a. If memory cell 50a is in logic-0 state having a lower conductance, then the charge on the BL terminal 74a will be discharged slower compared to if the memory cell 50a is in logic-1 state. Because all the memory cells connected to the BL terminal 74b are unselected (all the unselected WL terminals 70 are turned off), the BL terminal 74b will not be discharged through the unselected memory cells. A sensing circuit, for example a sense amplifier, can then be used to compare the charge of the BL terminals 74a and 74b.
In one particular non-limiting embodiment, about 0.0 volts is applied to the selected SL terminal 72ab, about +1.2 volts is applied to the selected WL terminal 70a, about +1.2 volts is applied to BW terminal 76, and about 0.0 volts is applied to terminal 78, as illustrated in
In one particular non-limiting embodiment, the first bias conditions {V1} are as follows: about 0.0 volts is applied to selected SL terminal 72a, about +0.4 volts is applied to the selected BL terminal 74a, about +1.2 volts is applied to the selected WL terminal 70a, about +1.2 volts is applied to selected BW terminal 76a, and about 0.0 volts is applied to terminal 78. The unselected terminals 74 remain at 0.0 volts, the unselected terminals 72, and the unselected terminals 70 remain at 0.0 volts. A property of the selected memory cell 50a, for example the drain current IBL1 (flowing from the BL terminal 74a to the SL terminal 72a) is obtained. A second set of bias conditions {V2} is then applied to the selected memory cell 50a, for example by increasing the VBW applied to the selected BW terminal 76a. In one particular non-limiting embodiment, the voltage applied to the selected BW terminal 76a is increased to about +1.3 volts, while the same bias conditions are applied to the other terminals: about 0.0 volts is applied to selected SL terminal 72a, about +0.4 volts is applied to the selected BL terminal 74a, about +1.2 volts is applied to the selected WL terminal 70a, and about 0.0 volts is applied to terminal 78. The same property of the selected memory cell 50a (for example the drain current) is then measured again IBL2. The change in the drain cell current (IBL2−IBL1) is greater if the selected memory cell 50a is in logic-1 state compared to when the selected memory cell 50a is in logic-0 state. The change in drain cell current may be optimized for different process technology. In one particular non-limiting embodiment, almost no (or very small) cell current change (for example, less than 100 nA) is observed if selected memory cell 50a is in logic-0 state, and 5 μA cell current change is observed if selected memory cell 50a is in logic-1 state. However, the resulting cell current change may vary, which may be a result of different bias conditions and/or the process steps forming the memory cell 50, for example the ion implantation dose and energy forming the floating body region 24 and/or the buried region 22 and the thermal annealing step. For example, less than 500 nA cell current change may be observed for memory cell in logic-0 state and between 100 nA and 50 μA difference may be observed for memory cell in logic-1 state.
In another embodiment, the VBW is kept the same in the second bias conditions, and the bias conditions to the other terminals are changed. For example, second bias conditions may be applied as follows: about −0.1 volts is applied to the selected SL terminal 72a, about +0.3 volts is applied to the selected BL terminal 74a, about +1.1 volts is applied to the selected WL terminal 70a, about +1.2 volts is applied to the selected BW terminal 76a, and about 0.0 volts is applied to the substrate terminal 78. The drain current IBL (flowing from the BL terminal 74a to the SL terminal 72a) is then compared. The difference in the drain cell current (IBL2−IBL1) is greater if the selected memory cell 50a is in logic-1 state compared to when the selected memory cell 50a is in logic-0 state.
In one particular non-limiting embodiment, a first set of bias conditions {V1} is as follows: about 0.0 volts is applied to selected SL terminal 72a, about +0.4 volts is applied to the selected BL terminal 74a, about 0.0 volts is applied to the selected WL terminal 70a, about +1.2 volts is applied to selected BW terminal 76a, and about 0.0 volts is applied to terminal 78. The unselected terminals 74 remain at 0.0 volts, the unselected terminals 72, and the unselected terminals 70 remain at 0.0 volts. IBL1 can then be measured and is a measure of the current contribution from the unselected cells along the selected BL 74a.
A second set of bias conditions {V2} is as follows: about 0.0 volts is applied to selected SL terminal 72a, about +0.4 volts is applied to the selected BL terminal 74a, about +1.2 volts is applied to the selected WL terminal 70a, about +1.2 volts is applied to selected BW terminal 76a, and about 0.0 volts is applied to terminal 78. The unselected terminals 74 remain at 0.0 volts, the unselected terminals 72, and the unselected terminals 70 remain at 0.0 volts. The drain current IBL2 can then be measured.
The bias conditions applied to the memory array 100 can then be modified. For example, the VBW applied to the selected BW terminal 76 may be increased in {V3} and {V4}. Non-limiting bias conditions {V3} are as follows: about 0.0 volts is applied to selected SL terminal 72a, about +0.4 volts is applied to the selected BL terminal 74a, about 0.0 volts is applied to the selected WL terminal 70a, about +1.3 volts is applied to selected BW terminal 76a, and about 0.0 volts is applied to terminal 78. The unselected terminals 74 remain at 0.0 volts, the unselected terminals 72, the unselected terminals 76 remain at +1.2 volts, and the unselected terminals 70 remain at 0.0 volts. IBL3 can then be measured and is a measure of the current contribution from the unselected cells along the selected BL 74a when VBW is changed.
A non-limiting set of bias conditions {V4} is as follows: about 0.0 volts is applied to selected SL terminal 72a, about +0.4 volts is applied to the selected BL terminal 74a, about +1.2 volts is applied to the selected WL terminal 70a, about +1.3 volts is applied to selected BW terminal 76a, and about 0.0 volts is applied to terminal 78. The unselected terminals 74 remain at 0.0 volts, the unselected terminals 72, the unselected terminals 76 remain at +1.2 volts, and the unselected terminals 70 remain at 0.0 volts. The drain current IBL4 can then be measured.
The measured properties ((IBL4−IBL2)−(IBL3−IBL1)) reflect the state of the selected memory cell 50a while removing the background noise information due to the unselected cells along the selected BL terminal 74a. The difference in drain currents ((IBL4−IBL2)−(IBL3−IBL1)) is higher when the selected memory cell 50a is in the logic-1 state compared to when the selected memory cell 50a is in the logic-0 state. The change in drain cell current may be optimized for different process technology. In one particular non-limiting embodiment, almost no (or very small) cell current change (for example, less than 100 nA) is observed if selected memory cell 50a is in logic-0 state, and 5 μA cell current change is observed if selected memory cell 50a is in logic-1 state. However, the resulting cell current change may vary, which may be a result of different bias conditions and/or the process steps forming the memory cell 50, for example the ion implantation dose and energy forming the floating body region 24 and/or the buried region 22 and the thermal annealing step. For example, less than 500 nA cell current change may be observed for memory cell in logic-0 state and between 100 nA and 50 μA difference may be observed for memory cell in logic-1 state.
Memory cell 250 also includes a bit line region 18 of a second conductivity type, such as n-type, for example; a floating body region 24 of the first conductivity type, such as p-type, for example; a source line region 16 of the second conductivity type, such as n-type, for example; and an charge injector region 22 of the second conductivity type, such as n-type, for example.
Bit line region 18 may be formed by an ion implantation process on the material of substrate 12. Alternatively, bit line region 18 can be grown epitaxially on top of substrate 12 or formed through a solid state diffusion process.
The floating body region 24 of the first conductivity type is bounded on top by source line region 16 and charge injector region 32, on the sides by insulating layer 26 (located on a plane to the front of and behind the floating body region 24—not shown in
A source line region 16 having a second conductivity type, such as n-type, for example, is provided in floating body region 24, so as to bound a portion of the top of the floating body region in a manner discussed above, and is exposed at surface 14. Source line region 16 may be formed by an implantation process on the material making up substrate 12, according to any implantation process known and typically used in the art. Alternatively, a solid state diffusion or a selective epitaxial growth process could be used to form source line region 16.
A charge injector 32 having a second conductivity type, such as n-type, for example, is also provided in floating body region 24, so as to bound a portion of the top of the floating body region in a manner discussed above, and is exposed at cell surface 14. Charge injector region 32 may be formed by an implantation process on the material making up substrate 12, according to any implantation process known and typically used in the art. Alternatively, a solid state diffusion or a selective epitaxial growth process could be used to form injector region 22
A gate 60 is positioned in between the source line region 16 and the drain region 18, on the sides of the floating body region 24. The gate 60 is insulated from the floating body region 24 by an insulating layer 62. Insulating layer 62 may be made of silicon oxide and/or other dielectric materials, including high-K dielectric materials, such as, but not limited to, tantalum peroxide, titanium oxide, zirconium oxide, hafnium oxide, and/or aluminum oxide. The gate 60 may be made of, for example, polysilicon material or metal gate electrode, such as tungsten, tantalum, titanium and their nitrides.
Insulating layers 26 (like, for example, shallow trench isolation (STI)), may be made of silicon oxide, for example, though other insulating materials may be used. Insulating layers 26 insulate memory cell 250 from adjacent memory cell 250. The bottom of insulating layer 26 may reside below the bit line region 18 to allow for the bit line region 18 to be continuous in one direction and discontinuous in the other direction. This requires a deeper insulating layer 28 (not shown), which insulates the floating body region 24, but allows the bit line region 18 to be discontinuous in the perpendicular direction of the cross-sectional view shown in
Cell 250 includes several terminals: word line (WL) terminal 70 electrically connected to gate 60, bit line (BL) terminal 74 electrically connected to drain region 18, source line (SL) terminal 72 electrically connected to source line region 16, charge injector (CI) terminal 86 electrically connected to charge injector region 32, and substrate (SUB) terminal 78 electrically connected to the substrate 12.
In the operation of memory cell 250, the bipolar transistor 30a and/or the transistor 20b is used to maintain the state stored in memory cell 250, while the other transistor 20a is used for the other operations, such as read and write operations.
If floating body 24 is neutrally charged (the voltage on floating body 24 being equal to the voltage on grounded source line region 16), a state corresponding to logic-0, no (or low) current will flow through the n-p-n bipolar device 30a. The bipolar device 30a will remain off and no impact ionization occurs. Consequently memory cells in the logic-0 state will remain in the logic-0 state.
In one embodiment, the bias conditions for the read operation for memory cell 250 are: about +1.2 volts is applied to WL terminal 70, about +0.4 volts is applied to BL terminal 74, about 0.0 volts is applied to SL terminal 72, about +1.2 volts is applied to CI terminal 86, and about 0.0 volts is applied to substrate terminal 78. In other embodiments, different voltages may be applied to the various terminals of memory cell 250 and the exemplary voltages described are not limiting. The positive voltage applied to BL terminal 74 may be less than the positive voltage applied to WL terminal 70, in which the difference in the threshold voltage of the memory cell 250 is employed to represent the state of the memory cell 250. The positive voltage applied to BL terminal 74 may also be greater than or equal to the positive voltage applied to WL terminal 70 and may generate sufficiently high electric field to trigger the bipolar read mechanism.
A sensing circuit typically connected to BL terminal 74 can be used to determine the data state of the memory cell 250. Any sensing scheme known in the art can be used in conjunction with memory cell 250.
In one particular non-limiting embodiment, about +1.2 volts is applied to the selected WL terminal 70, about +1.2 volts is applied to the selected BL terminal 74, about 0.0 volts is applied to SL terminal 72, about 0.0 volts or +1.2 volts is applied to CI terminal 86, and about 0.0 volts is applied to substrate terminal 78; while about 0.0 volts is applied to the unselected WL terminals 70, unselected BL terminals 74, unselected SL terminals, and substrate terminal 78, and 0.0 volts or +1.2 volts is applied to unselected CI terminal 86. These voltage levels are exemplary only and may vary from embodiment to embodiment. Thus the exemplary embodiments, features, bias levels, etc., described are not limiting.
In one particular non-limiting embodiment, about −1.2 volts is applied to the selected WL terminal 70, about +1.2 volts is applied to the selected BL terminal 74, about 0.0 volts is applied to selected SL terminal 72, about 0.0 volts or +1.2 volts is applied to selected CI terminal 86, and about 0.0 volts is applied to substrate terminal 78; while about 0.0 volts is applied to the unselected WL terminals 70, unselected BL terminals 74, unselected SL terminals 72, and substrate terminal 78, and 0.0 volts or +1.2 volts is applied to unselected CI terminals 86. These voltage levels are exemplary only may vary from embodiment to embodiment. Thus the exemplary embodiments, features, bias levels, etc., described are not limiting.
The negative bias on the gate 60 (connected to WL terminal 70) and the positive voltage on bit line region 18 (connected to BL terminal 74) create a strong electric field (for example, about 106 V/cm in silicon, as described in Sze, p. 104) between the bit line region 18 and the floating body region 24 in the proximity of gate 60. This bends the energy band sharply upward near the gate 60 and bit line 18 junction overlap region, causing electrons to tunnel from the valence band of the bit line region 18 to the conduction band of the bit line region 18, leaving holes in the valence band. The electrons which tunnel across the energy band become the drain leakage current, while the holes are injected into floating body region 24 and become the hole charge that creates the logic-1 state.
In one particular non-limiting embodiment, about −1.2 volts is applied to selected SL terminal 72, about 0.0 volts is applied to WL terminal 70, about 0.0 volts is applied to BL terminal 74, about 0.0 volts or +1.2 volts is applied to CI terminal 86, and about 0.0 volts is applied to substrate terminal 78, while zero voltage is applied to the unselected SL terminals 72, zero voltage bias applied to the unselected WL terminals 70, zero or positive bias applied to the unselected CI terminal 86, zero voltage is applied to the unselected BL terminals 74 and zero voltage bias is applied to the substrate 78. These voltage levels are exemplary only may vary from embodiment to embodiment. Thus the exemplary embodiments, features, bias levels, etc., described are not limiting.
To reduce undesired write logic-0 disturb to other memory cells 250 in a memory array, the applied potential can be optimized as follows: if the floating body 24 potential of state logic-1 is referred to as VFB1, then the voltage applied to the WL terminal 70 is configured to increase the floating body 24 potential by VFB1/2 while −VFB1/2 is applied to BL terminal 74. Additionally, either ground or a slightly positive voltage may also be applied to the BL terminals 74 of unselected memory cells 250 that do not share the same BL terminal 74 as the selected memory cell 250a, while a negative voltage may also be applied to the WL terminals 70 of unselected memory cells 250 that do not share the same WL terminal 70 as the selected memory cell 250.
As illustrated in
As shown in
Memory cell 150 also includes a buried layer region 22 of a second conductivity type, such as n-type, for example; a base region 24 of the first conductivity type, such as p-type, for example; and source/drain regions 16 and 18 of the second conductivity type, such as n-type, for example.
Buried layer 22 may be formed by an ion implantation process on the material of substrate 12. Alternatively, buried layer 22 can be grown epitaxially on top of substrate 12 or formed through a solid state diffusion process.
The base region 24 is common for all memory cells 150 in the memory word 200. The base region 24 of the first conductivity type is bounded on top by source line region 16, drain region 18, well-tap region 19, and insulating layer 62 (or by surface 14 in general), on the bottom by buried layer 22, and by insulating layer 26 at the edge of the memory word 200. Base region 24 may be the portion of the original substrate 12 above buried layer 22 if buried layer 22 is implanted. Alternatively, base region 24 may be epitaxially grown. Depending on how buried layer 22 and the base region 24 are formed, base region 24 may have the same doping as substrate 12 in some embodiments or a different doping, if desired in other embodiments.
A source line region 16 having a second conductivity type, such as n-type, for example, is provided in base region 24, so as to bound a portion of the top of the floating body region in a manner discussed above, and is exposed at surface 14. Source line region 16 may be formed by an implantation process on the material making up substrate 12, according to any implantation process known and typically used in the art. Alternatively, a solid state diffusion or a selective epitaxial growth process could be used to form source line region 16.
A bit line region 18, also referred to as drain region 18, having a second conductivity type, such as n-type, for example, is also provided in base region 24, so as to bound a portion of the top of the floating body region in a manner discussed above, and is exposed at cell surface 14. Bit line region 18 may be formed by an implantation process on the material making up substrate 12, according to any implantation process known and typically used in the art. Alternatively, a solid state diffusion or a selective epitaxial growth process could be used to form bit line region 18.
A gate 60 is positioned in between the source line region 16 and the drain region 18, above the base region 24. The gate 60 is insulated from the base region 24 by a dielectric layer 62. Dielectric layer 62 may be made of silicon oxide and/or other dielectric materials, including high-K dielectric materials, such as, but not limited to, tantalum peroxide, titanium oxide, zirconium oxide, hafnium oxide, and/or aluminum oxide. The gate 60 may be made of, for example, polysilicon material or metal gate electrode, such as tungsten, tantalum, titanium and their nitrides.
Insulating layers 26 (like, for example, shallow trench isolation (STI)), may be made of silicon oxide, for example, though other insulating materials may be used. Insulating layers 26 insulate memory word 200 from adjacent memory word 200. The bottom of insulating layer 26 may reside inside the buried region 22 allowing buried region 22 to be continuous as shown in
Cell 150 includes several terminals: word line (WL) terminal 70 electrically connected to gate 60, bit line (BL) terminal 74 electrically connected to bit line region 18, source line (SL) terminal 72 electrically connected to source line region 16, buried well (BW) terminal 76 electrically connected to buried layer 22, and substrate terminal 78 electrically connected to the substrate 12. Alternatively, the SL terminal 72 may be electrically connected to region 18 and BL terminal 74 may be electrically connected to region 16.
Memory word 200 also comprises a well-tap region 19 of first conductivity type, such as p-type, which is electrically connected to the well-tap (WELL) terminal 75.
The write logic-1 operation of the memory cell 150 is performed by inducing a soft breakdown of the gate dielectric layer 62. The write operation may be performed for example by applying the following bias conditions: a positive voltage to the gate electrode 60, a negative voltage to the base region 24 (through the WELL terminal 75), floating or zero voltage to both source and drain regions 16 and 18, and zero or positive voltage to the BW terminal 76, and zero voltage is applied to the substrate terminal 78.
In one particular non-limiting embodiment, about +3.0 volts is applied to the selected WL terminal 70, about −1.0 volts is applied to the WELL terminal 75, about 0.0 volts is applied to terminal SL 72, about 0.0 volts is applied to the selected BL terminal 74, about +1.2 volts is applied to terminal 76, and about 0.0 volts is applied to substrate terminal 78.
The read operation is performed by applying the following bias conditions: a positive voltage is applied to the selected WL terminal 70, a positive voltage is applied to the selected BL terminal 74, zero voltage is applied to the SL terminal 72, a positive voltage is applied to the BW terminal 76, zero voltage is applied to the substrate terminal 78, while WELL terminal 75 is left floating. A higher gate leakage current will flow from the gate 60 to the base region 24 when soft breakdown has happened on gate dielectric 62 compared to if the gate dielectric 62 has not had a soft breakdown.
In one particular non-limiting embodiment, about +0.4 volts is applied to the selected WL terminal 70, about 0.0 volts is applied to terminal SL 72, about +1.2 volts is applied to the selected BL terminal 74, about +1.2 volts is applied to terminal 76, and about 0.0 volts is applied to terminal 78, while WELL terminal 75 is left floating.
The write logic-1 operation may also be performed by first applying a positive voltage applied to the WL terminal 70, followed by a measurement of the bipolar current from the BL terminal 74 to the SL terminal 72, referred as verification process. If the soft breakdown is not observed yet, a higher voltage is applied to the WL terminal 70, followed by another verification process. Once the target bipolar current level is reached, the write operation is terminated. Because the WL voltage is applied gradually, this avoids the undesired hard breakdown of the gate dielectric 62.
The soft breakdown can be recovered by applying a voltage with opposite polarity as the write operation. This operation (which will be referred to as a reset operation or write logic-0 operation) may be performed by applying the following bias conditions: a negative voltage is applied to the selected WL terminal 70, zero voltage is applied to the selected WELL terminal 75, floating or zero voltage is applied to both source and drain regions 16 and 18, zero or positive voltage is applied to the BW terminal 76, and zero voltage is applied to the substrate terminal 78.
Memory cells 150 will still function under soft breakdown condition (in contrast to the hard breakdown of the gate dielectric 62, which effectively short the gate electrode 60 to the base region 24). As a result, the reset and write operations may be performed multiple times to the memory cells 150 and memory cells 150 may operate as multi time programmable memory device.
In order to reduce the effect of a neighboring cell, the read operation may be limited to only one selected memory cell 150 for each memory word 200.
From the foregoing it can be seen that a memory cell having an electrically floating body has been described. While the foregoing written description of the invention enables one of ordinary skill to make and use what is considered presently to be the best mode thereof, those of ordinary skill will understand and appreciate the existence of variations, combinations, and equivalents of the specific embodiment, method, and examples herein. The invention should therefore not be limited by the above described embodiment, method, and examples, but by all embodiments and methods within the scope and spirit of the invention as claimed.
This application is a continuation of co-pending U.S. application Ser. No. 16/776,160, filed Jan. 29, 2020, which is a division of U.S. application Ser. No. 16/144,544, filed Sep. 27, 2018, now U.S. Pat. No. 10,580,482, which is a continuation of U.S. application Ser. No. 15/712,041, filed Sep. 21, 2017, now U.S. Pat. No. 10,115,451, which is a division of U.S. application Ser. No. 15/287,903, filed Oct. 7, 2016, now U.S. Pat. No. 9,799,392, which is a continuation of U.S. application Ser. No. 14/825,628, filed Aug. 13, 2015, now U.S. Pat. No. 9,496,053, which claims the benefit of U.S. Provisional Application Nos. 62/038,188, filed Aug. 15, 2014; 62/051,759, filed Sep. 17, 2014; and 62/058,892, filed Oct. 2, 2014, each of which applications and patents are hereby incorporated herein, in their entireties, by reference thereto and to which applications we claim priority.
| Number | Name | Date | Kind |
|---|---|---|---|
| 4300212 | Simko | Nov 1981 | A |
| 4959812 | Momodomi et al. | Sep 1990 | A |
| 5365477 | Cooper, Jr. et al. | Nov 1994 | A |
| 5465249 | Cooper, Jr. et al. | Nov 1995 | A |
| 5519831 | Holzhammer | May 1996 | A |
| 5581504 | Chang | Dec 1996 | A |
| 5767549 | Chen et al. | Jun 1998 | A |
| 5999444 | Fujiwara et al. | Dec 1999 | A |
| 6005818 | Ferrant | Dec 1999 | A |
| 6141248 | Forbes et al. | Oct 2000 | A |
| 6163048 | Hirose et al. | Dec 2000 | A |
| 6166407 | Ohta | Dec 2000 | A |
| 6277689 | Wong | Aug 2001 | B1 |
| 6341087 | Kunikiyo et al. | Jan 2002 | B1 |
| 6356485 | Proebsting et al. | Mar 2002 | B1 |
| 6376876 | Shin et al. | Apr 2002 | B1 |
| 6542411 | Tanikawa et al. | Apr 2003 | B2 |
| 6614684 | Shukuri et al. | Sep 2003 | B1 |
| 6661042 | Hsu | Dec 2003 | B2 |
| 6686624 | Hsu | Feb 2004 | B2 |
| 6724657 | Shukuri et al. | Apr 2004 | B2 |
| 6791882 | Seki et al. | Sep 2004 | B2 |
| 6801452 | Miwa et al. | Oct 2004 | B2 |
| 6835979 | Liu et al. | Dec 2004 | B1 |
| 6885581 | Nemati et al. | Apr 2005 | B2 |
| 6913964 | Hsu | Jul 2005 | B2 |
| 6925006 | Fazan et al. | Aug 2005 | B2 |
| 6954377 | Choi et al. | Oct 2005 | B2 |
| 6969662 | Fazan et al. | Nov 2005 | B2 |
| 7030435 | Gnadinger | Apr 2006 | B2 |
| 7085156 | Ferrant et al. | Aug 2006 | B2 |
| 7118986 | Steigerwalt et al. | Oct 2006 | B2 |
| 7170807 | Fazan et al. | Jan 2007 | B2 |
| 7224019 | Hieda et al. | May 2007 | B2 |
| 7259420 | Anderson et al. | Aug 2007 | B2 |
| 7259992 | Shirota | Aug 2007 | B2 |
| 7285820 | Park et al. | Oct 2007 | B2 |
| 7301803 | Okhonin et al. | Nov 2007 | B2 |
| 7329580 | Cho et al. | Feb 2008 | B2 |
| 7376006 | Bednorz et al. | May 2008 | B2 |
| 7440333 | Hsia et al. | Oct 2008 | B2 |
| 7447068 | Tsai et al. | Nov 2008 | B2 |
| 7450423 | Lai et al. | Nov 2008 | B2 |
| 7473611 | Cho et al. | Jan 2009 | B2 |
| 7504302 | Mathew et al. | Mar 2009 | B2 |
| 7541636 | Ranica et al. | Jun 2009 | B2 |
| 7542345 | Okhonin et al. | Jun 2009 | B2 |
| 7579241 | Hieda et al. | Aug 2009 | B2 |
| 7609551 | Shino et al. | Oct 2009 | B2 |
| 7622761 | Park et al. | Nov 2009 | B2 |
| 7701763 | Roohparvar | Apr 2010 | B2 |
| 7733693 | Ferrant et al. | Jun 2010 | B2 |
| 7759715 | Bhattacharyya | Jul 2010 | B2 |
| 7760548 | Widjaja | Jul 2010 | B2 |
| 7847338 | Widjaja | Dec 2010 | B2 |
| 7924630 | Carman | Apr 2011 | B2 |
| 7933140 | Wang et al. | Apr 2011 | B2 |
| 8014200 | Widjaja | Sep 2011 | B2 |
| 8036033 | Widjaja | Oct 2011 | B2 |
| 8059459 | Widjaja | Nov 2011 | B2 |
| 8077536 | Widjaja | Dec 2011 | B2 |
| 8130547 | Widjaja et al. | Mar 2012 | B2 |
| 8130548 | Widjaja et al. | Mar 2012 | B2 |
| 8159878 | Widjaja | Apr 2012 | B2 |
| 8174886 | Widjaja et al. | May 2012 | B2 |
| 8194451 | Widjaja | Jun 2012 | B2 |
| 8208302 | Widjaja et al. | Jun 2012 | B2 |
| 8243499 | Widjaja | Aug 2012 | B2 |
| 8294193 | Widjaja | Oct 2012 | B2 |
| 8391066 | Widjaja | Mar 2013 | B2 |
| 8472249 | Widjaja | Jun 2013 | B2 |
| 8514622 | Widjaja | Aug 2013 | B2 |
| 8514623 | Widjaja et al. | Aug 2013 | B2 |
| 8531881 | Widjaja | Sep 2013 | B2 |
| 8559257 | Widjaja | Oct 2013 | B2 |
| 8570803 | Widjaja | Oct 2013 | B2 |
| 8582359 | Widjaja | Nov 2013 | B2 |
| 8654583 | Widjaja | Feb 2014 | B2 |
| 8711622 | Widjaja | Apr 2014 | B2 |
| 8767458 | Widjaja | Jul 2014 | B2 |
| 8787085 | Widjaja | Jul 2014 | B2 |
| 8837247 | Widjaja | Sep 2014 | B2 |
| 8923052 | Widjaja | Dec 2014 | B2 |
| 8934296 | Widjaja | Jan 2015 | B2 |
| 8937834 | Widjaja et al. | Jan 2015 | B2 |
| 8957458 | Widjaja | Feb 2015 | B2 |
| 8995186 | Widjaja | Mar 2015 | B2 |
| 9001581 | Widjaja | Apr 2015 | B2 |
| 9025358 | Widjaja | May 2015 | B2 |
| 9029922 | Han et al. | May 2015 | B2 |
| 9030872 | Widjaja et al. | May 2015 | B2 |
| 9087580 | Widjaja | Jul 2015 | B2 |
| 9153309 | Widjaja et al. | Oct 2015 | B2 |
| 9153333 | Widjaja | Oct 2015 | B2 |
| 9208840 | Widjaja et al. | Dec 2015 | B2 |
| 9208880 | Louie et al. | Dec 2015 | B2 |
| 9209188 | Widjaja | Dec 2015 | B2 |
| 9230651 | Widjaja et al. | Jan 2016 | B2 |
| 9230965 | Widjaja | Jan 2016 | B2 |
| 9236382 | Widjaja et al. | Jan 2016 | B2 |
| 9257179 | Widjaja | Feb 2016 | B2 |
| 9275723 | Louie et al. | Mar 2016 | B2 |
| 9281022 | Louie et al. | Mar 2016 | B2 |
| 9368625 | Louie et al. | Jun 2016 | B2 |
| 9391079 | Widjaja | Jul 2016 | B2 |
| 9401206 | Widjaja | Jul 2016 | B2 |
| 9431401 | Han et al. | Aug 2016 | B2 |
| 9460790 | Widjaja | Oct 2016 | B2 |
| 9484082 | Widjaja | Nov 2016 | B2 |
| 9490012 | Widjaja | Nov 2016 | B2 |
| 9496053 | Han et al. | Nov 2016 | B2 |
| 9514803 | Widjaja et al. | Dec 2016 | B2 |
| 9524970 | Widjaja | Dec 2016 | B2 |
| 9536595 | Louie et al. | Jan 2017 | B2 |
| 9548119 | Han et al. | Jan 2017 | B2 |
| 9576962 | Widjaja et al. | Feb 2017 | B2 |
| 9589963 | Widjaja | Mar 2017 | B2 |
| 9601493 | Widjaja | Mar 2017 | B2 |
| 9614080 | Widjaja | Apr 2017 | B2 |
| 9646693 | Widjaja | May 2017 | B2 |
| 9653467 | Widjaja et al. | May 2017 | B2 |
| 9666275 | Widjaja | May 2017 | B2 |
| 9679648 | Widjaja | Jun 2017 | B2 |
| 9704578 | Louie et al. | Jul 2017 | B2 |
| 9704870 | Widjaja | Jul 2017 | B2 |
| 9715932 | Widjaja | Jul 2017 | B2 |
| 9747983 | Widjaja | Aug 2017 | B2 |
| 9761311 | Widjaja | Sep 2017 | B2 |
| 9761589 | Widjaja | Sep 2017 | B2 |
| 9793277 | Widjaja et al. | Oct 2017 | B2 |
| 9799392 | Han et al. | Oct 2017 | B2 |
| 9812203 | Widjaja | Nov 2017 | B2 |
| 9812456 | Widjaja | Nov 2017 | B2 |
| 9831247 | Han et al. | Nov 2017 | B2 |
| 9847131 | Widjaja | Dec 2017 | B2 |
| 9865332 | Louie et al. | Jan 2018 | B2 |
| 9881667 | Han et al. | Jan 2018 | B2 |
| 9893067 | Widjaja et al. | Feb 2018 | B2 |
| 9905564 | Widjaja et al. | Feb 2018 | B2 |
| 9922711 | Widjaja | Mar 2018 | B2 |
| 9922981 | Widjaja | Mar 2018 | B2 |
| 9928910 | Widjaja | Mar 2018 | B2 |
| 9947387 | Louie et al. | Apr 2018 | B2 |
| 9960166 | Widjaja | May 2018 | B2 |
| 9978450 | Widjaja | May 2018 | B2 |
| 10008266 | Widjaja | Jun 2018 | B1 |
| 10026479 | Louie et al. | Jul 2018 | B2 |
| 10032514 | Widjaja | Jul 2018 | B2 |
| 10032776 | Widjaja et al. | Jul 2018 | B2 |
| 10056387 | Widjaja | Aug 2018 | B2 |
| 10074653 | Widjaja | Sep 2018 | B2 |
| 10079236 | Widjaja | Sep 2018 | B2 |
| 10103148 | Louie et al. | Oct 2018 | B2 |
| 10103149 | Han et al. | Oct 2018 | B2 |
| 10109349 | Widjaja | Oct 2018 | B2 |
| 10115451 | Han et al. | Oct 2018 | B2 |
| 10141046 | Han et al. | Nov 2018 | B2 |
| 10141315 | Widjaja et al. | Nov 2018 | B2 |
| 10157663 | Louie et al. | Dec 2018 | B2 |
| 10163907 | Widjaja et al. | Dec 2018 | B2 |
| 10181471 | Widjaja et al. | Jan 2019 | B2 |
| 10192872 | Widjaja et al. | Jan 2019 | B2 |
| 10204684 | Widjaja | Feb 2019 | B2 |
| 10204908 | Widjaja | Feb 2019 | B2 |
| 10210934 | Widjaja | Feb 2019 | B2 |
| 10211209 | Widjaja | Feb 2019 | B2 |
| 10242739 | Widjaja | Mar 2019 | B2 |
| 10249368 | Widjaja | Apr 2019 | B2 |
| 10340006 | Widjaja | Jul 2019 | B2 |
| 10340276 | Widjaja et al. | Jul 2019 | B2 |
| 10347636 | Widjaja | Jul 2019 | B2 |
| 10354718 | Louie et al. | Jul 2019 | B2 |
| 10373685 | Louie et al. | Aug 2019 | B2 |
| 10388378 | Widjaja | Aug 2019 | B2 |
| 10403361 | Widjaja | Sep 2019 | B2 |
| 10453847 | Widjaja et al. | Oct 2019 | B2 |
| 10461083 | Han et al. | Oct 2019 | B2 |
| 10461084 | Widjaja | Oct 2019 | B2 |
| 10468102 | Widjaja | Nov 2019 | B2 |
| 10497443 | Widjaja | Dec 2019 | B2 |
| 10504585 | Louie et al. | Dec 2019 | B2 |
| 10515968 | Widjaja | Dec 2019 | B2 |
| 10522213 | Han et al. | Dec 2019 | B2 |
| 10529424 | Widjaja | Jan 2020 | B2 |
| 10546860 | Louie et al. | Jan 2020 | B2 |
| 10553281 | Widjaja | Feb 2020 | B2 |
| 10580482 | Han et al. | Mar 2020 | B2 |
| 10593675 | Widjaja et al. | Mar 2020 | B2 |
| 10615163 | Widjaja | Apr 2020 | B2 |
| 10622069 | Widjaja | Apr 2020 | B2 |
| 10629599 | Widjaja et al. | Apr 2020 | B2 |
| 10644001 | Widjaja et al. | May 2020 | B2 |
| 10644002 | Widjaja | May 2020 | B2 |
| 10707209 | Widjaja | Jul 2020 | B2 |
| 10734076 | Widjaja | Aug 2020 | B2 |
| 10748904 | Widjaja et al. | Aug 2020 | B2 |
| 10783952 | Louie et al. | Sep 2020 | B2 |
| 10797055 | Widjaja et al. | Oct 2020 | B2 |
| 10804276 | Widjaja | Oct 2020 | B2 |
| 10818354 | Widjaja | Oct 2020 | B2 |
| 10825520 | Widjaja | Nov 2020 | B2 |
| 10839905 | Louie et al. | Nov 2020 | B2 |
| 10861548 | Widjaja | Dec 2020 | B2 |
| 10867676 | Widjaja | Dec 2020 | B2 |
| 10916297 | Han et al. | Feb 2021 | B2 |
| 10923183 | Han et al. | Feb 2021 | B2 |
| 20020018366 | Von Schwerin et al. | Feb 2002 | A1 |
| 20020048193 | Tanikawa et al. | Apr 2002 | A1 |
| 20050024968 | Lee et al. | Feb 2005 | A1 |
| 20050032313 | Forbes | Feb 2005 | A1 |
| 20050124120 | Du et al. | Jun 2005 | A1 |
| 20060044915 | Park et al. | Mar 2006 | A1 |
| 20060125010 | Bhattacharyya | Jun 2006 | A1 |
| 20060157679 | Scheuerlein | Jul 2006 | A1 |
| 20060227601 | Bhattacharyya | Oct 2006 | A1 |
| 20060237770 | Huang et al. | Oct 2006 | A1 |
| 20060278915 | Lee et al. | Dec 2006 | A1 |
| 20070004149 | Tews | Jan 2007 | A1 |
| 20070090443 | Choi et al. | Apr 2007 | A1 |
| 20070164351 | Hamamoto | Jul 2007 | A1 |
| 20070164352 | Padilla | Jul 2007 | A1 |
| 20070210338 | Orlowski | Sep 2007 | A1 |
| 20070215954 | Mouli | Sep 2007 | A1 |
| 20070284648 | Park et al. | Dec 2007 | A1 |
| 20080048239 | Huo et al. | Feb 2008 | A1 |
| 20080080248 | Lue et al. | Apr 2008 | A1 |
| 20080123418 | Widjaja | May 2008 | A1 |
| 20080224202 | Young et al. | Sep 2008 | A1 |
| 20080265305 | He et al. | Oct 2008 | A1 |
| 20080303079 | Cho et al. | Dec 2008 | A1 |
| 20080308855 | El-Kareh et al. | Dec 2008 | A1 |
| 20090034320 | Ueda | Feb 2009 | A1 |
| 20090065853 | Hanafi | Mar 2009 | A1 |
| 20090081835 | Kim et al. | Mar 2009 | A1 |
| 20090085089 | Chang et al. | Apr 2009 | A1 |
| 20090108322 | Widjaja | Apr 2009 | A1 |
| 20090108351 | Yang et al. | Apr 2009 | A1 |
| 20090109750 | Widjaja | Apr 2009 | A1 |
| 20090173985 | Lee et al. | Jul 2009 | A1 |
| 20090190402 | Hsu et al. | Jul 2009 | A1 |
| 20090251966 | Widjaja | Oct 2009 | A1 |
| 20090316492 | Widjaja | Dec 2009 | A1 |
| 20100008139 | Bae | Jan 2010 | A1 |
| 20100034041 | Widjaja | Feb 2010 | A1 |
| 20100046287 | Widjaja | Feb 2010 | A1 |
| 20100201376 | Ouyang et al. | Aug 2010 | A1 |
| 20100246277 | Widjaja | Sep 2010 | A1 |
| 20100246284 | Widjaja | Sep 2010 | A1 |
| 20110032756 | Widjaja | Feb 2011 | A1 |
| 20110042736 | Widjaja | Feb 2011 | A1 |
| 20110044110 | Widjaja | Feb 2011 | A1 |
| 20110228591 | Widjaja | Sep 2011 | A1 |
| 20110305085 | Widjaja | Dec 2011 | A1 |
| 20120012915 | Widjaja et al. | Jan 2012 | A1 |
| 20120014180 | Widjaja | Jan 2012 | A1 |
| 20120014188 | Widjaja et al. | Jan 2012 | A1 |
| 20120069652 | Widjaja | Mar 2012 | A1 |
| 20120081941 | Widjaja et al. | Apr 2012 | A1 |
| 20120081976 | Widjaja et al. | Apr 2012 | A1 |
| 20120106234 | Widjaja | May 2012 | A1 |
| 20120113712 | Widjaja | May 2012 | A1 |
| 20120120752 | Widjaja | May 2012 | A1 |
| 20120217549 | Widjaja | Aug 2012 | A1 |
| 20120230123 | Widjaja et al. | Sep 2012 | A1 |
| 20130015517 | Widjaja et al. | Jan 2013 | A1 |
| 20130148422 | Widjaja | Jun 2013 | A1 |
| 20130250685 | Widjaja | Sep 2013 | A1 |
| 20130264656 | Widjaja et al. | Oct 2013 | A1 |
| 20130292635 | Widjaja | Nov 2013 | A1 |
| 20130301349 | Widjaja | Nov 2013 | A1 |
| 20140021549 | Widjaja | Jan 2014 | A1 |
| 20140159156 | Widjaja | Jun 2014 | A1 |
| 20140160868 | Widjaja et al. | Jun 2014 | A1 |
| 20140198551 | Louie et al. | Jul 2014 | A1 |
| 20140307501 | Louie et al. | Oct 2014 | A1 |
| 20140328128 | Louie et al. | Nov 2014 | A1 |
| 20140332899 | Widjaja | Nov 2014 | A1 |
| 20140340972 | Widjaja et al. | Nov 2014 | A1 |
| 20140355343 | Widjaja | Dec 2014 | A1 |
| 20150016207 | Louie et al. | Jan 2015 | A1 |
| 20150023105 | Widjaja et al. | Jan 2015 | A1 |
| 20150092486 | Widjaja | Apr 2015 | A1 |
| 20150109860 | Widjaja | Apr 2015 | A1 |
| 20150155284 | Widjaja | Jun 2015 | A1 |
| 20150170743 | Widjaja | Jun 2015 | A1 |
| 20150187776 | Widjaja | Jul 2015 | A1 |
| 20150200005 | Han et al. | Jul 2015 | A1 |
| 20150213892 | Widjaja | Jul 2015 | A1 |
| 20150221650 | Widjaja et al. | Aug 2015 | A1 |
| 20150221653 | Han et al. | Aug 2015 | A1 |
| 20150310917 | Widjaja | Oct 2015 | A1 |
| 20150371707 | Widjaja | Dec 2015 | A1 |
| 20160005741 | Widjaja | Jan 2016 | A1 |
| 20160005750 | Widjaja | Jan 2016 | A1 |
| 20160049190 | Han et al. | Feb 2016 | A1 |
| 20160078921 | Widjaja et al. | Mar 2016 | A1 |
| 20160086655 | Widjaja | Mar 2016 | A1 |
| 20160086954 | Widjaja et al. | Mar 2016 | A1 |
| 20160111158 | Widjaja | Apr 2016 | A1 |
| 20160148674 | Louie et al. | May 2016 | A1 |
| 20160148675 | Louie et al. | May 2016 | A1 |
| 20160267982 | Louie et al. | Sep 2016 | A1 |
| 20160300613 | Widjaja | Oct 2016 | A1 |
| 20160300841 | Widjaja | Oct 2016 | A1 |
| 20160336326 | Han et al. | Nov 2016 | A1 |
| 20160365444 | Widjaja | Dec 2016 | A1 |
| 20170025164 | Han et al. | Jan 2017 | A1 |
| 20170025534 | Widjaja | Jan 2017 | A1 |
| 20170032842 | Widjaja | Feb 2017 | A1 |
| 20170040326 | Widjaja | Feb 2017 | A1 |
| 20170053919 | Widjaja et al. | Feb 2017 | A1 |
| 20170076784 | Louie et al. | Mar 2017 | A1 |
| 20170092351 | Han et al. | Mar 2017 | A1 |
| 20170092359 | Louie et al. | Mar 2017 | A1 |
| 20170092648 | Widjaja | Mar 2017 | A1 |
| 20170125421 | Widjaja et al. | May 2017 | A1 |
| 20170133091 | Widjaja | May 2017 | A1 |
| 20170133382 | Widjaja | May 2017 | A1 |
| 20170154888 | Widjaja | Jun 2017 | A1 |
| 20170169887 | Widjaja | Jun 2017 | A1 |
| 20170213593 | Widjaja | Jul 2017 | A1 |
| 20170221900 | Widjaja et al. | Aug 2017 | A1 |
| 20170229178 | Widjaja | Aug 2017 | A1 |
| 20170229466 | Widjaja et al. | Aug 2017 | A1 |
| 20170271339 | Widjaja | Sep 2017 | A1 |
| 20170294230 | Widjaja | Oct 2017 | A1 |
| 20170294438 | Louie et al. | Oct 2017 | A1 |
| 20170365340 | Widjaja | Dec 2017 | A1 |
| 20170365607 | Widjaja | Dec 2017 | A1 |
| 20180012646 | Han et al. | Jan 2018 | A1 |
| 20180012893 | Widjaja et al. | Jan 2018 | A1 |
| 20180025780 | Widjaja | Jan 2018 | A1 |
| 20180047731 | Widjaja | Feb 2018 | A1 |
| 20180069008 | Han et al. | Mar 2018 | A1 |
| 20180075907 | Widjaja | Mar 2018 | A1 |
| 20180096721 | Louie et al. | Apr 2018 | A1 |
| 20180122457 | Han et al. | May 2018 | A1 |
| 20180158825 | Widjaja et al. | Jun 2018 | A1 |
| 20180166446 | Widjaja | Jun 2018 | A1 |
| 20180174654 | Widjaja | Jun 2018 | A1 |
| 20180182458 | Widjaja | Jun 2018 | A1 |
| 20180182460 | Widjaja | Jun 2018 | A1 |
| 20180204611 | Louie et al. | Jul 2018 | A1 |
| 20180219013 | Widjaja | Aug 2018 | A1 |
| 20180233199 | Widjaja | Aug 2018 | A1 |
| 20180301191 | Widjaja | Oct 2018 | A1 |
| 20180301192 | Louie et al. | Oct 2018 | A1 |
| 20180308848 | Widjaja et al. | Oct 2018 | A1 |
| 20180330790 | Widjaja | Nov 2018 | A1 |
| 20180331109 | Widjaja | Nov 2018 | A1 |
| 20180358360 | Han et al. | Dec 2018 | A1 |
| 20180374854 | Widjaja | Dec 2018 | A1 |
| 20190006367 | Widjaja | Jan 2019 | A1 |
| 20190027220 | Widjaja | Jan 2019 | A1 |
| 20190027476 | Louie et al. | Jan 2019 | A1 |
| 20190043554 | Han et al. | Feb 2019 | A1 |
| 20190066768 | Han et al. | Feb 2019 | A1 |
| 20190067289 | Widjaja et al. | Feb 2019 | A1 |
| 20190080746 | Louie et al. | Mar 2019 | A1 |
| 20190096889 | Widjaja et al. | Mar 2019 | A1 |
| 20190131305 | Widjaja et al. | May 2019 | A1 |
| 20190139962 | Widjaja | May 2019 | A1 |
| 20190148381 | Widjaja et al. | May 2019 | A1 |
| 20190156889 | Widjaja | May 2019 | A1 |
| 20190156890 | Widjaja | May 2019 | A1 |
| 20190164974 | Widjaja | May 2019 | A1 |
| 20190180820 | Widjaja | Jun 2019 | A1 |
| 20190189212 | Widjaja | Jun 2019 | A1 |
| 20190259763 | Widjaja et al. | Aug 2019 | A1 |
| 20190267089 | Widjaja | Aug 2019 | A1 |
| 20190267382 | Widjaja | Aug 2019 | A1 |
| 20190295629 | Louie et al. | Sep 2019 | A1 |
| 20190295646 | Widjaja | Sep 2019 | A1 |
| 20190311769 | Louie et al. | Oct 2019 | A1 |
| 20190355419 | Widjaja | Nov 2019 | A1 |
| 20200013780 | Widjaja | Jan 2020 | A1 |
| 20200013781 | Widjaja et al. | Jan 2020 | A1 |
| 20200035682 | Han et al. | Jan 2020 | A1 |
| 20200051633 | Widjaja | Feb 2020 | A1 |
| 20200075091 | Louie et al. | Mar 2020 | A1 |
| 20200090734 | Han et al. | Mar 2020 | A1 |
| 20200091155 | Widjaja | Mar 2020 | A1 |
| 20200111792 | Louie et al. | Apr 2020 | A1 |
| 20200118627 | Widjaja | Apr 2020 | A1 |
| 20200118628 | Widjaja | Apr 2020 | A1 |
| 20200168267 | Han et al. | May 2020 | A1 |
| 20200168609 | Widjaja et al. | May 2020 | A1 |
| 20200203346 | Widjaja | Jun 2020 | A1 |
| 20200227415 | Widjaja et al. | Jul 2020 | A1 |
| 20200243529 | Widjaja et al. | Jul 2020 | A1 |
| 20200243530 | Widjaja | Jul 2020 | A1 |
| 20200312855 | Widjaja | Oct 2020 | A1 |
| 20200335156 | Louie et al. | Oct 2020 | A1 |
| 20200335503 | Widjaja et al. | Oct 2020 | A1 |
| 20200342939 | Widjaja | Oct 2020 | A1 |
| 20200411521 | Widjaja et al. | Dec 2020 | A1 |
| 20210005608 | Widjaja | Jan 2021 | A1 |
| 20210050059 | Widjaja | Feb 2021 | A1 |
| 20210057027 | Louie et al. | Feb 2021 | A1 |
| 20210074358 | Widjaja | Mar 2021 | A1 |
| Entry |
|---|
| Almeida, et al., “Comparison between low and high read bias in FB-RAM on UTBOX FDSOI devices”, Ultimate Integration on Silicon (ULIS), 2012 13th International Conference on, Mar. 6, 2012, pp. 61-64. |
| Andrade, et al.,“The Impact of Back Bias on the Floating Body Effect in UTBOX SOI Devices for 1T-FBRAM Memory Applications”, Devices, Circuits and Systems (ICCDCS), 2012 8th International Caribbean Conference on. IEEE, 2012, pp. 1-4. |
| Aoulaiche, et al. “Junction Field Effect on the Retention Time for One-Transistor Floating-Body RAM.” Electron Devices, IEEE Transactions on, vol. 59, No. 8, 2012, pp. 2167-2172. |
| Aoulaiche, et al. “Hot hole induced damage in 1T-FBRAM on bulk FinFET” Reliability Physics Symposium (IRPS), 2011 IEEE International. IEEE, 2011, pp. 99-104. |
| Avci, et al. “Floating-Body Diode—A Novel DRAM Device.” Electron Device Letters, IEEE, vol. 33, No. 2, 2012, pp. 161-163. |
| Bawedin, et al., “Floating-Body SOI Memory: Concepts, Physics, and Challenges”, ECS Transactions 19.4 (2009), pp. 243-256. |
| Ban, et al. “Integration of Back-Gate doping for 15-nm node floating body cell (FBC) memory.” VLSI Technology (VLSIT), 2010 Symposium on. IEEE, 2010, pp. 159-160. |
| Cho, et al. “Variation-aware study of BJT-based capacitorless DRAM cell scaling limit.” Silicon Nanoelectronics Workshop (SNW), 2012 IEEE. IEEE, 2012, pp. 1-2. |
| Cho, et al. “Variation Study and Implications for BJT-Based Thin-Body Capacitorless DRAM.” Electron Device Letters, IEEE, vol. 33, No. 3, 2012, pp. 312-314. |
| Chiu, et al. “Characteristics of a new trench-oxide thin-film transistor and its 1T-DRAM applications ” Solid-State and Integrated Circuit Technology (ICSICT), 2010 10th IEEE International Conference on. IEEE, 2010, pp. 1106-1108. |
| Chiu, et al. “A simple process of thin-film transistor using the trench-oxide layer for improving 1T-DRAM performance.” Next-Generation Electronics (ISNE), 2010 International Symposium on. IEEE, 2010, pp. 254-257. |
| Chun, et al. “A 1.1 V, 667MHz random cycle, asymmetric 2T gain cell embedded DRAM with a 99.9 percentile retention time of 110μsec.” VLSI Circuits (VLSIC), 2010 IEEE Symposium on. IEEE, 2010, pp. 191-192. |
| Chun, et al. “A 667 MHz Logic-Compatible Embedded DRAM Featuring an Asymmetric 2T Gain Cell for High Speed On-Die Caches.” Solid-State Circuits, IEEE Journal of, vol. 47, No. 2, 2012, pp. 547-559. |
| Cao, et al. “A Novel 1T-1D DRAM Cell for Embedded Application.” Electron Devices, IEEE Transactions on, vol. 59, No. 5, 2012, pp. 1304-1310. |
| Collaert, et al. “Substrate bias dependency of sense margin and retention in bulk FinFET 1T-DRAM cells.” Solid-State Electronics 65 (2011, pp. 205-210. |
| Collaert, et al. “A low-voltage biasing scheme for aggressively scaled bulk FinFET 1T-DRAM featuring 10s retention at 35 C.” VLSI Technology (VLSIT), 2010 Symposium on. IEEE, 2010, pp. 161-162. |
| Chatterjee, et al. “Taper isolated dynamic gain RAM cell.” Electron Devices Meeting, 1978 International. vol. 24. IEEE, 1978, pp. 698-699. |
| Chatterjee, et al. Circuit Optimization of the Paper Isolated Dynamic Gain RAM Cell for VLSI Memories, pp. 22-23, 1979. |
| Chatterjee, et al. “a survey of high-density dynamic RAM cell concepts.” Electron Devices, IEEE Transactions on 26.6 (1979): 827-839. |
| Erb, D. “Stratified charge memory.” Solid-State Circuits Conference. Digest of Technical Papers. 1978 IEEE International. vol. 21. IEEE, 1978, pp. 24-25. |
| Galeti, M., et al. “BJT effect analysis in p-and n-SOI MuGFETs with high-k gate dielectrics and TiN metal gate electrode for a 1T-DRAM application.” SOI Conference (SOI), 2011 IEEE International. IEEE, 2011, pp. 1-2. |
| Gamiz, et al. “3D Trigate 1T-DRAM Memory Cell for 2x nm Nodes.” Memory Workshop (IMW), 2012 4th IEEE International. IEEE, 2012, pp. 1-4. |
| Gamiz, et al. “A 20nm low-power triple-gate multibody 1T-DRAM cell.” VLSI Technology, Systems, and Applications (VLSI-TSA), 2012 International Symposium on. IEEE, 2012, pp. 1-2. |
| Giusi, et al. “Bipolar mode operation and scalability of double-gate capacitorless 1T-DRAM cells.” Electron Devices, EEE Transactions on, vol. 57, No. 8 (2010), pp. 1743-1750. |
| Gupta, et al. “32nm high-density high-speed T-RAM embedded memory technology.” Electron Devices Meeting (IEDM), 2010 IEEE International. IEEE, 2010, pp. 12-1. |
| Han, et al. “Bistable resistor (biristor)-gateless silicon nanowire memory.” VLSI Technology (VLSIT), 2010 Symposium on. IEEE, 2010, pp. 171-172. |
| Han, et al. “Biristor—Bistable resistor based on a silicon nanowire.” Electron Device Letters, IEEE 31.8 (2010) 797-799. |
| Hubert, et al., “Experimental comparison of programming mechanisms in 1T-DRAM cells with variable channel length”, Solid-State Device Research Conference (ESSDERC), 2010 Proceedings of the European, pp. 150-153, Sep. 14-16, 2010. |
| Hwang, et al. “Offset buried metal gate vertical floating body memory technology with excellent retention time for DRAM application.” VLSI Technology (VLSIT), 2011 Symposium on. IEEE, 2011, pp. 172-173. |
| Kim, et al. “Vertical double gate Z-RAM technology with remarkable low voltage operation for DRAM application.” VLSI Technology (VLSIT), 2010 Symposium on, 2010, pp. 163-164. |
| Kim, et al. “Silicon on replacement insulator (SRI) floating body cell (FBC) memory.” VLSI Technology (VLSIT), 2010 Symposium on. IEEE, 2010, pp. 165-166. |
| Kim, et al. “Optical charge-pumping: A universal trap characterization technique for nanoscale floating body devices.” VLSI Technology (VLSIT), 2011 Symposium on. IEEE, 2011, pp. 190-191. |
| Kim, et al. “Investigation of 1T DRAM cell with non-overlap structure and recessed channel.” Silicon Nanoelectronics Workshop (SNW), 2010. IEEE, 2010, pp. 1-2. |
| Kim, et al. Resistive-Memory Embedded Unified RAM (R-URAM, 2009, pp. 2670-2674. |
| Lu, et al., “A Floating-Body/Gate DRAM Cell Upgraded for Long Retention Time”, IEEE Elec. Dev. Letters, vol. 32, No. 6, pp. 731-733, Jun. 2011. |
| Lu, et al., “A Simplified Superior Floating-Body/Gate DRAM Cell”, IEEE Elec. Dev. Letters, vol. 30, No. 3, Mar. 2009, pp. 282-284. |
| Lee, et al. “A Novel Capacitorless 1T DRAM Cell for Data Retention Time Improvement.” Nanotechnology, IEEE Transactions on, vol. 10, No. 3, 2011, pp. 462-466. |
| Leiss, et al., “dRAM Design Using the Taper-Isolated Dynamic RAM Cell.” Solid-State Circuits, IEEE Journal of 17.2 (1982): 337-344. |
| Liu, Xuelian, et al. “A three-dimensional DRAM using floating body cell in FDSOI devices.” Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2012 IEEE 15th International Symposium on. IEEE, 2012, pp. 159-162. |
| Mahatme, et al. “Total ionizing dose effects on ultra thin buried oxide floating body memories.” Reliability Physics Symposium (IRPS), 2012 IEEE International, 2012, pp. 1-5. |
| Moon, et al. “An optically assisted program method for capacitorless 1T-DRAM.” Electron Devices, IEEE Transactions on, vol. 57, No. 7, 2010, pp. 1714-1718. |
| Moon, et al. “Multi-functional universal device using a band-engineered vertical structure.” Electron Devices Meeting (IEDM), 2011 IEEE International. IEEE, 2011, pp. 24-26. |
| Moon, et al. “Fin-width dependence of BJT-based 1T-DRAM implemented on FinFET.” Electron Device Letters, vol. 31, No. 9(2010): 909-911. |
| Moon, et al. “Ultimately scaled 20nm unified-RAM.” Electron Devices Meeting (IEDM), 2010 IEEE International. IEEE, 2010, pp. 12-2. |
| Nicoletti, et al. “The Dependence of Retention Time on Gate Length in UTBOX FBRAM With Different Source/Drain Junction Engineering.” Electron Device Letters, vol. 33, No. 7, 2012, pp. 940-942. |
| Pulicani, R., et al. “Simulation of intrinsic bipolar transistor mechanisms for future capacitor-less eDRAM on bulk substrate.” Electronics, Circuits, and Systems (ICECS), 2010 17th IEEE International Conference on. IEEE, 2010, pp. 966-969. |
| Pellizzer et al., A 90nm Phase Change Memory Technology for Stand-Alone Non-Volatile Memory Applications, pp. 1-1, 2006. |
| Ranica, et al. “A one transistor cell on bulk substrate (1T-Bulk) for low-cost and high density eDRAM.” VLSI Technology, 2004. Digest of Technical Papers. 2004 Symposium on. IEEE, 2004, pp. 128-129. |
| Ranica et al. Scaled 1T-Bulk devices built with CMOS 90nm technology for low-cost eDRAM applications. Pascale. mazoyer@st.com, 2005, 38-39. |
| Reisch, “On bistable behavior and open-base breakdown of bipolar transistors in the avalanche regime-modeling and applications.” Electron Devices, IEEE Transactions on 39.6 (1992): 1398-1409. |
| Ban et al., A Scaled Floating Body Cell (FBC) Memory with High-k+Metal Gate on Thin-Silicon and Thin-BOXfor 16-nm Technology Node and Beyond, Symposium on VLSI Technology, 2008, pp. 92-93. |
| Campardo G. et al., VLSI Design of Non-Volatile Memories, 2005. |
| Han et al. Programming/Erasing Characteristics of 45 nm NOR-Type Flash Memory Based on SOI FinFET Structure. vol 47, Nov. 2005, pp. S564-S567. |
| Headland. Hot electron injection, Feb. 19, 2004. |
| Lanyon, et al., “Bandgap Narrowing in Moderately to Heavily Doped Silicon”, ppl 1014-1018, No. 7, vol. ED-26, 1979. |
| Lin, et al., A new 1T DRAM Cell with enhanced Floating Body Effect, pp. 1-5, 2006. |
| Oh, et al., a 4-Bit Double SONOS memory (DSM) with 4 Storage Nodes Per Cell for Ultimate Multi-Bit Operation, pp. 1-2, 2006. |
| Ohsawa et al., An 18.5ns 128Mb SOI DRAM with a Floating body Cell, IEEE International Solid-State Circuits Conference, 2005, pp. 458-459, 609. |
| Ohsawa, et al. Autonomous refresh of floating body cell (FBC), 2008, pp. 801-804. |
| Ohsawa, et al. Autonomous refresh of floating-body cell due to current Anomaly of Impact Ionization, 2009, pp. 2302-2311. |
| Ohsawa et al., Memory Design Using One-Transistor Gain Cell on SOI, Tech. Digest, IEEE International Solid-State Circuits, vol. 37, No. 11, 2002, pp. 1510-1522. |
| Ohsawa, et al., “A Novel Capacitor-less DRAM Cell: Floating Body Cell”, CRC Press, Taylor & Francis Group, 2012, pp. 1-7. |
| Okhonin, et al. A Capicitor-Less IT-DRAM Cell, vol. 23, No. 2, Feb. 2002, pp. 85-87. |
| Okhonin et al. A SOI Capacitor-less 1T-DRAM Concept. 2001, pp. 153-154. |
| Okhonin, et al., Principles of Transient Charge Pumping on Partially Depleted SOI MOSFETs, IEEE Electron Device Letters, vol. 23, No. 5, May 2002, pp. 279-281. |
| Rodriguez, et al. “A-RAM: Novel capacitor-less DRAM memory.” In SOI Conference, 2009 IEEE International, pp. 1-2. EEE, 2009. |
| Rodriguez, et al. “Novel capacitorless 1T-DRAM cell for 22-nm node compatible with bulk and SOI substrates.” Electron Devices, IEEE Transactions on, vol. 58, No. 8 (2011), pp. 2371-2377. |
| Rodriguez, et al. “A-RAM memory cell: concept and operation.” Electron Device Letters, IEEE, vol. 31, No. 9 (2010), pp. 972-974. |
| Robert F. Pierret. Semiconductor Device Fundamentals, ISBN: 0-201-54393-1, 1996, by Addison-Wesley Publishing Company, Inc. PNPN Devices 463-476. |
| Romanjek, et al., “Compact (WG/LG=80/85nm) FDSOI 1T-DRAM programmed by Meta Stable Dip”, Ultimate zintegration on Silicon (ULIS), 2012 13th International Conference on, Mar. 6, 2012, pp. 199-202. |
| Rothemund, et al., The importance of being modular, vol. 485, May 2012 pp. 584-585. |
| Sakui, Koji, et al. “A new static memory cell based on reverse base current (RBC) effect of bipolar transistor.” Electron Devices Meeting, 1988. IEDM'88 Technical Digest., International. IEEE, 1988, pp. 44-47. |
| Sakui, K., et al. “A new static memory cell based on the reverse base current effect of bipolar transistors.” Electron Devices, IEEE Transactions on 36.6 (1989): 1215-1217. |
| Shim, Kyung-Suk, In-Young Chung, and Young June Park. “A BJT-Based Heterostructure 1T-DRAM for Low-Voltage Operation.” Electron Device Letters, vol. 33, No. 1, 2012, pp. 14-16. |
| Shin, et al. “Vertical-Gate Si/SiGe Double-HBT-Based Capacitorless 1T DRAM Cell for Extended Retention Time at Low Latch Voltage” Electron Device Letters, vol. 33, No. 2, 2012, pp. 134-136. |
| Shin, et al. “A novel double HBT-based capacitorless 1T DRAM cell with Si/SiGe heterojunctions.” Electron Device Letters, vol. 32, No. 7, 2011, pp. 850-852. |
| Sze, et al. Physics of Semiconductor Devices, 2007, pp. 1-4. |
| Tack, et al. “The multistable charge-controlled memory effect in SOI MOS transistors at low temperatures.” Electron Devices, IEEE Transactions on 37.5 (1990): 1373-1382. |
| Terada, et al. “A new VLSI memory cell using capacitance coupling (CC cell).” Electron Devices, IEEE Transactions on 31.9 (1984): pp. 319-1324. |
| Ventrice, et al. “Analytical model of deeply-scaled thyristors for memory applications.” Microelectronics and Electron Devices (WMED), 2012 IEEE Workshop on. IEEE, 2012, pp. 1-4. |
| Villaret, et al. “Further insight into the physics and modeling of floating-body capacitorless DRAMs.” Electron Devices, EEE Transactions on 52.11 (2005): pp. 2447-2454. |
| Waser, Rainer, Resistive non-volatile memory devices (Invited Paper), 2009, pp. 1925-1928. |
| Wu, et al. “Experimental Demonstration of the High-Performance Floating-Body/Gate DRAM Cell for Embedded Memories”, IEEE Elec. Dev. Letter, vol. 33, No. 6, Jun. 2012, pp. 743-745. |
| Yoshida et al., A Design of a Capacitorless 1T-DRAM Cell Using Gate-Induced Drain Leakage (GIDL) Current for Low-power and High-speed Embedded Memory , International Electron Devices Meeting, 2003, pp. 1-4. |
| Zhang, et al. “Total Ionizing Dose Effects on FinFET-Based Capacitor-Less 1T-DRAMs.” Nuclear Science, IEEE Transactions on, vol. 57, No. 6, 2010, pp. 3298-3304. |
| Villaret et al., “Mechanisms of charge modulation in the floating body of triple-well nMOSFET capacitor-less DRAMs”, Microelectronic Engineering 72 (2004) 434-439. |
| Number | Date | Country | |
|---|---|---|---|
| 20210183432 A1 | Jun 2021 | US |
| Number | Date | Country | |
|---|---|---|---|
| 62038188 | Aug 2014 | US | |
| 62051759 | Sep 2014 | US | |
| 62058892 | Oct 2014 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 16144544 | Sep 2018 | US |
| Child | 16776160 | US | |
| Parent | 15287903 | Oct 2016 | US |
| Child | 15712041 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 16776160 | Jan 2020 | US |
| Child | 17161403 | US | |
| Parent | 15712041 | Sep 2017 | US |
| Child | 16144544 | US | |
| Parent | 14825268 | Aug 2015 | US |
| Child | 15287903 | US |
