Strumm, et al., “Selectivity in low pressure chemical vapor deposition of copper from hexafluoroacetylacetonate-copper(I)-trimethylvinysilane in the presence of water,” Materials Science and Engineering, B23 1994, pp. 48-53, Feb. 1994. |
Communication relating to the results of the Partial International Search for PUT/US99/15583, Dec. 20, 1999. |
Ivanova, et al., “The Effects of Processing Parameters in the Chemical Vapor Deposition of Cobalt from Cobalt Tricarbonyl Nitrosyl,” Journal of The Electrochemical Society, vol. 146, pp. 2139-2145, revised Dec. 22, 1998. |
English language translation of Abstract from Japanese Patent application No. 10242409; Apr. 30, 1997. |
English language translation of Abstract from Japanese Patent application No. 10092977; Mar. 04, 1997. |
English language translation of Abstract from Japanese Patent Application No. 06203379; Jul. 22, 1994. |
English language translation of Abstract from Japanese Patent Application No. 07057312; Mar. 03, 1995. |
XP000555612 Paranjpe, et al., “Chemical vapor deposition TiN process for contact/via barrier applications” Journal of Vacuum Science and Technology: Part B, U.S., American Institute of Physics, New York, Sep. 01, 1995. |
XP000531565 Eizenberg, et al., “Chemical vapor deposited TiCN: A new barrier metallization for submicron via and contact applications,” Journal of Vacuum Science and technology: Part A, U.S., American Institute of Physics, New York, May 01, 1995. |
PCT International Search Report for PCT/US99/30662, May 23, 2000. |
PCT International Search Report for PCT/US99/15583, Apr. 17, 2000. |
Cote, et al. “An Evaluation of Cu Wiring in a Production 64Mb DRAM,” IBM Semiconductor Research and Development Center, IBM Microelectronics Division, Hopewell Junction, NY, 1998 Symposium on VLSI Technology Digest of Technical Papers, pp. 24-25, Jun. 1998. |
Woo, et al. “A High Performance 3.97 μ2 CMOS SRAM Technology Using Self-Aligned Local Interconnect and Copper Interconnect Metalization,” Networking and Computing Systems Group, Process Technology Development, Motorola Inc., Austin, TX, 1998 Symposium on VLSI Technology Digest of Technical Papers, pp. 12-13, Jun. 1998. |
Zhao, et al. “A Cu/Low-k Dual Damascene Interconnect for High Performance and Low Cost Integrated Circuits” Rockwell Semiconductor Systems, 4311 Jamboree Road, Newport Beach, CA, 1998 Symposium on VLSI Technology Digest of Technical Papers, pp. 28-29, Jun. 1998. |
Schulz, et al. “A High-Performance Sub-0.25 μm CMOS Technology with Multiple Thresholds and Copper Interconnects” IBM Semiconductor Research and Development Center, Hopewell. Junction, NY, 1998 Symposium on VLSI Technology Digest of Technical Papers, pp. 18-19, Jun. 1998. |
Denning, et al. “An Inlaid CVD Cu Based Integration for Sub 0.25 μm Technology” Advanced Products Research and Development Laboratory, Motorola, 3501 Ed Bluestein Blvd., Austin, TX, 1998 Symposium on VLSI Technology Digest of Technical Papers, pp. 22-23, Jun. 1998. |
Written Opinion for PCT application No. US99/30662, Nov. 27, 2000. |