Patent Grant
10453876
This application is the national phase under 35 U.S.C. § 371 of PCT International Application No. PCT/JP2015/061991 which has an International filing date of Apr. 20, 2015 and designated the United States of America.
The present invention relates to a method for manufacturing a thin film transistor and a display panel including the thin film transistor.
A thin film transistor (TFT) type liquid crystal display includes a TFT substrate and a color filter substrate having red (R), green (G) and blue (B) colors, in which the TFT substrate and the color filter substrate are stuck to each other with a required gap, and liquid crystal is injected therebetween, and may display an image by controlling transmittance of light in liquid crystal molecules for each pixel.
In the TFT substrate, data lines (source bus lines) and scanning lines (gate bus lines) are wired in a lattice shape in longitudinal and lateral directions, and pixels including the TFTs are formed at places in which the data lines and the scanning lines intersect with each other. In addition, a driving circuit, which includes the TFTs and drives the data lines and the scanning lines, is formed around a display region including a plurality of pixels.
There are two types of TFTs, an amorphous silicon (a-Si) TFT in an amorphous state and a polycrystalline silicon (p-Si) TFT in a polycrystalline state depending on the crystalline state of a semiconductor (silicon). The a-Si TFT has a high resistance and a low leakage current (leak current).
In addition, the p-Si TFT has considerably higher mobility of electrons than that of the a-Si TFT. For this reason, the a-Si TFT having the low leakage current is used for each pixel included in the display region, and the p-Si TFT having the higher mobility of electrons is used for the driving circuit.
Further, from a structure viewpoint of the TFT, generally, the a-Si TFT uses a bottom gate structure in which a gate electrode is disposed in the lowermost layer, and the p-Si TFT uses a top gate structure in which the gate electrode is disposed above a semiconductor film.
Meanwhile, in Japanese Patent Publication No. 5226259, a liquid crystal display device having a structure in which, in the TFT of the bottom gate structure, an a-Si layer is formed so as to cover a p-Si layer to prevent the p-Si layer from directly contacting with a source electrode and a drain electrode, is disclosed.
Generally, in manufacturing of the above described bottom gate type TFT, a specific pattern (alignment mark) is used in a case of processing such as forming a so-called channel region, forming the source electrode and the drain electrode or the like. That is, a position of each processing is determined based on a position of the alignment mark, thereby resulting in positioning (hereinafter, referred to as an alignment) between the structures of each layer in such a laminating direction. In addition, conventionally, the alignment mark is formed in a process of forming the gate electrode, which is an initial process of manufacturing the bottom gate type TFT.
However, therefore, unevenness in precision of the alignment occur. For example, the process of forming the channel region after the process of forming the gate electrode is performed using the already formed alignment mark, but commonly, misregistration in a certain range occurs. Thereafter, in a process of forming the source electrode and the drain electrode after a plurality of layers are formed, the alignment mark is covered with the plurality of layers, whereby it difficult to recognize the alignment mark, and further, a misregistration in a certain range occurs. Furthermore, the misregistration in the alignment is repeated again as described above, such that unevenness occurs in a performance of the manufactured bottom gate type TFT.
In consideration of the above mentioned circumstances, it is an object of the present invention to provide a method for manufacturing a thin film transistor which are capable of reducing the misregistration in the alignment and suppressing the unevenness in precision, and a display panel including the thin film transistor.
According to one embodiment of the present invention, there is provided a method for manufacturing a thin film transistor which comprises the processes of forming a gate electrode on a surface of a substrate; forming an insulation film on the surface of the substrate on which the gate electrode is formed; forming a first amorphous silicon layer on the surface of the substrate on which the insulation film is formed; annealing a plurality of required places separated from each other in the first amorphous silicon layer by irradiating the required places with an energy beam to be changed to a polysilicon layer; during the annealing process, forming removed parts having a required shape at other places in association with the plurality of required places by irradiating the other places with the energy beam; forming a second amorphous silicon layer so as to cover the polysilicon layer; forming an n+ silicon layer on a surface of the second amorphous silicon layer; forming a required pattern at the n+ silicon layer; etching the first amorphous silicon layer, the second amorphous silicon layer and the n+ silicon layer; forming a metal layer on the n+ silicon layer etched; and during forming the metal layer, forming source electrodes and drain electrodes based on positions of concaves formed due to the removed parts.
According to the embodiment of the present invention, the gate electrode is formed on the surface of the substrate, and the insulation film is formed on the surface of the substrate on which the gate electrode has been formed. The first amorphous silicon layer (an a-Si film) is formed on the surface of the substrate on which the insulation film has been formed. In the annealing process, by irradiating the plurality of required places separated from each other in the first amorphous silicon layer with an energy beam, the required places are changed to a polysilicon layer (a poly-Si film). Each of the required places is a channel region above the gate electrode, between a source and a drain. For the energy beam, it is possible to use, for example, an excimer laser of ultraviolet light which is largely absorbed by the amorphous silicon layer (a-Si film). A laser beam from a laser beam source is made incident on, for example, a multi-lens array, and thereby the laser beam is partially irradiated to each required place via different optical paths for each lens. Thereby, in the first amorphous silicon layer, only regions (the plurality of required places separated from each other) to be the channel region are selectively changed to the polysilicon layer (poly-Si film).
The removed part forming process is performed together with the annealing process. That is, during the annealing process, other places, which are in the first amorphous silicon layer and are in association with the plurality of required places, are also irradiated with the energy beam to be ablated. Herein, ablation means that a high energy is applied to the amorphous silicon layer, and silicon is evaporated so as to be cut out. As a result, the removed part having a required shape is formed at the other places, and the removed part functions as an alignment mark as described below.
The second amorphous silicon layer is formed so as to cover the polysilicon layer formed by the annealing process, and the n+ silicon layer is formed on the surface of the second amorphous silicon layer. The n+ silicon layer (an n+ Si film) is a contact layer with the source electrode and the drain electrode, and is a semiconductor layer having a high impurity concentration such as phosphorus or arsenic. Then, the required pattern is formed on the n+ silicon layer. The required pattern may be appropriately determined according to an arrangement or structure of the source electrode, the drain electrode and the semiconductor layer. Next, the first amorphous silicon layer, the second amorphous silicon layer and the n+ silicon layer are etched in order to obtain a required structure and the source electrode and the drain electrode are formed on the n++ silicon layer having been etched.
That is, the metal layer is formed on the n+ silicon layer after the etching, and patterning processing is executed on the metal layer to form the source electrode and the drain electrode. At this time, the formation of the metal layer is also performed on the removed part, and the concave having a shape copying the removed part that is a recessed part is formed. In addition, since the removed part is associated with the plurality of required places (channel regions), the position of the channel region may be specified from the position of the concave. Therefore, by using the concave as the alignment mark, the source electrode and the drain electrode may be formed at appropriate positions above the channel region.
As compared to a case in which, after the amorphous silicon layer formed above the whole of the substrate surface is changed to the polysilicon layer by irradiating the entire surface of the substrate with an energy beam (for example, laser), each process of exposure, development and etching processings is performed on the polysilicon layer to form the channel region, according to the above-described manufacturing method, the entire surface of the substrate is not irradiated with the energy beam (for example, laser), but, in the first amorphous silicon layer, only the regions to be the channel region are partially irradiated with the energy beam, such that it is possible to form the channel region only by the annealing process. Therefore, each process of the exposure, the development and the etching processings for forming the channel region is not required, and the manufacturing process may be shortened.
Further, since the source electrode and the drain electrode are formed above the channel region by using the removed part formed during the forming the channel region (annealing process) as the alignment mark, misregistration therebetween in a direction in which these layers are laminated may be suppressed as much as possible.
In the method for manufacturing the thin film transistor according to the embodiment of the present invention, the annealing process and the removed part forming process may be simultaneously performed using a halftone mask having a plurality of transmissive parts with different transmittances from each other.
According to the embodiment of the present invention, the annealing process and the removed part forming process are simultaneously performed. In addition, in the annealing process and the removed part forming process, the halftone mask is used, and forming of the channel region by crystallization and forming of the removed part by ablation are simultaneously performed even if an energy beam with the same magnitude is used.
In the method for manufacturing the thin film transistor according to the embodiment of the present invention, the concaves may be formed in the vicinity of the plurality of required places, above a gate bus line connected with the gate electrode.
According to the embodiment of the present invention, since the plurality of the concaves are associated with the plurality of required places (channel regions), the position of the channel region may be specified from the position of the concave. In addition, the concave (removed part) is formed in the vicinity of the plurality of required places, above the gate bus line connected with the gate electrode so as not to overlap with a source bus line. That is, since the concave is located near the channel region, the concave may function more effectively as the alignment mark.
According to one embodiment of the present invention, there is provided a thin film transistor which comprises a gate electrode formed on a surface of a substrate; a polysilicon layer formed above the gate electrode; an amorphous silicon layer and an n+ silicon layer formed above the polysilicon layer; a source electrode and a drain electrode formed by patterning a metal layer formed on the n+ silicon layer; and a concave which is formed in the metal layer to represent a position relating to the patterning.
According to the embodiment of the present invention, the thin film transistor includes: the gate electrode formed on the surface of the substrate; the polysilicon layer (poly-Si film) formed above the gate electrode; the amorphous silicon layer (a-Si film) and the n+ silicon layer (n+ Si film) formed above the polysilicon layer; and the source electrode and the drain electrode formed on the n+ silicon layer. The polysilicon layer is the channel region. In addition, the n+ silicon layer is a contact layer with the source electrode and the drain electrode, and is a semiconductor layer having a high impurity concentration such as phosphorus or arsenic.
In addition, the source electrode and the drain electrode are formed by patterning the metal layer formed on the n+ silicon layer, and the concave is formed in the metal layer. Since the concave represents the position relating to the patterning, for example, the position of the channel region, the concave is used as the alignment mark.
In the a thin film transistor according to the embodiment of the present invention, the concave may be formed in the vicinity of the gate electrode, above a gate bus line connected with the gate electrode.
According to the embodiment of the present invention, the concave is formed in the vicinity of the gate electrode, above the gate bus line connected with the gate electrode, so as not to overlap with the source bus line. That is, since the concave is located near the channel region, the concave may function more effectively as the alignment mark.
In the a thin film transistor according to the embodiment of the present invention, it is preferred that the amorphous silicon layer includes a first amorphous silicon layer which is formed around the polysilicon layer and has a thickness approximately equal to the thickness of the polysilicon layer and a second amorphous silicon layer formed on surfaces of the polysilicon layer and the first amorphous silicon layer.
According to the embodiment of the present invention, the amorphous silicon layer includes: the first amorphous silicon layer which is formed around the polysilicon layer and has the thickness approximately equal to the thickness of the polysilicon layer; and the second amorphous silicon layer formed on the surfaces of the polysilicon layer and the first amorphous silicon layer. That is, the polysilicon layer is obtained in such a way that, in the first amorphous silicon layer formed above the gate electrode, only a region corresponding to the channel region is changed to the polysilicon layer which is the polycrystalline state. Therefore, it is obvious that each processing of exposure, development and etching processings for forming the channel region is not performed. Further, since the second amorphous silicon layer is provided so as to prevent the source and drain electrodes from directly contacting with the channel region, the feature of having a low leakage current (leak current) is used.
According to one embodiment of the present invention, there is provided a display panel comprising the thin film transistor according to the above-described invention.
According to the embodiment of the present invention, it is possible to provide a display panel capable of shortening a manufacturing process.
According to the embodiment of the present invention, it is possible to reduce the misregistration in the alignment to suppress the unevenness in precision, and stabilize a performance of the manufactured bottom gate type TFT.
The above and further objects and features will move fully be apparent from the following detailed description with accompanying drawings.
Hereinafter, embodiments of the present invention will be described with reference to the accompanying drawings illustrating the embodiments thereof.
A polysilicon layer (poly-Si film) 5 is formed on a surface of the gate insulation film 3 and above the gate electrode 2. Herein, the polysilicon layer also includes microcrystals having a relatively smaller crystal grain size than polycrystals, or single crystals having a larger grain size. A first amorphous silicon layer (a-Si film) 4 having a thickness approximately equal to the thickness of the polysilicon layer 5 is formed around the polysilicon layer 5. In addition, a second amorphous silicon layer (a-Si film) 6 is formed on the surfaces of the polysilicon layer 5 and the first amorphous silicon layer 4. Hereinafter, the first amorphous silicon layer 4 and the second amorphous silicon layer 6 are collectively and simply referred to as an amorphous silicon layer.
An n+ silicon layer (n+ Si film) 7 is formed at a required position on the surface of the second amorphous silicon layer 6. The n+ silicon layer 7 is a contact layer with a source electrode 8 and a drain electrode 9, which will be described below, and is a semiconductor layer having a high impurity concentration such as phosphorus or arsenic.
The source electrode 8 and the drain electrode 9 respectively having a required pattern are formed on the surface of the n+ silicon layer 7, side faces of the second amorphous silicon layer 6 and the first amorphous silicon layer 4, and a part of the surface of the gate insulation film 3.
The polysilicon layer 5 corresponds to a channel region. In addition, in the following description, the first amorphous silicon layer 4, the second amorphous silicon layer 6 and the polysilicon layer 5 are also collectively referred to as a semiconductor layer. The TFT including the gate electrode 2, the semiconductor layer, the source electrode 8, the drain electrode 9, and the like illustrated in
A passivation film 10 made of, for example, SiN is formed on the entire TFT substrate so as to cover the source electrode 8 and the drain electrode 9, and an organic film 11 is formed on a surface of the passivation film 10 to flatten the surface thereof. Through holes are formed at required positions of the passivation film 10 and the organic film 11 so that a pixel electrode 12 and the drain electrode 9 (and the source electrode 8) conduct with each other through the through holes. The pixel electrode 12 is made of, for example, ITO which is a transparent conductive film.
In the above-described bottom gate type TFT, since the polysilicon layer 5 has a thickness approximately equal to the thickness of the first amorphous silicon layer 4 around thereof, the polysilicon layer 5 is obtained in such a way that, in the first amorphous silicon layer 4 formed above the gate electrode 2, only regions corresponding to the channel region (a plurality of required places separated from each other) are changed to the polysilicon layer 5 which is a polycrystalline state by annealing treatment using an energy beam (for example, a laser). Therefore, it is obvious that each processing of exposure, development and etching processings for forming the polysilicon layer 5 as the channel region is not performed.
In addition, since the polysilicon layer 5 is formed by partial laser annealing to be described below, a boundary surface between the polysilicon layer 5 and the first amorphous silicon layer 4 is substantially perpendicular to the surface of the substrate 1. That is, if the polysilicon layer 5 is formed by conventional photo etching, the side face of the polysilicon layer 5 does not become substantially perpendicular to the surface of the substrate 1, but becomes a taper shape to be wider toward the gate electrode 2. On the other hand, if the polysilicon layer 5 is formed by laser annealing as in the present embodiment, a line width of the polysilicon layer 5 proximal to the gate electrode 2 is not wider than the line width thereof proximal to the source electrode 8 and the drain electrode 9 (that is, the line width proximal to the gate electrode 2 and the line width proximal to the source electrode 8 and the drain electrode 9 are approximately equal to each other), such that it is easy to prevent at least one electrode of the source electrode 8 and the drain electrode 9 from being overlapped with the polysilicon layer 5 when they are projected onto the surface of the substrate 1. In addition, since the gate insulation film 3 of the channel region is not exposed to etching, a deterioration in TFT characteristics may be suppressed.
In addition, since the second amorphous silicon layer 6 is provided so as to prevent the source electrode 8 and drain electrode 9 from directly contacting with the channel region, a feature of having a low leakage current (leak current) is used. Accordingly, by using the polysilicon layer 5 as the channel region, an operating speed of the TFT for the driving circuit may be increased, and the second amorphous silicon layer 6 is provided between the polysilicon layer 5 and the source and drain electrodes 8 and 9, such that a decrease in the leakage current may be achieved.
In the first embodiment, the thin film transistor 100 is configured so that positions (hereinafter, referred to as projected positions) where the source electrode 8, the drain electrode 9 and the polysilicon layer 5 (channel region) are projected onto the surface of the glass substrate 1 are not overlapped with each other. More specifically, the polysilicon layer 5 is spaced apart from the source electrode 8 and the drain electrode 9, respectively, by about 1 μm as seen from a direction in which the source electrode 8, the drain electrode 9, and the polysilicon layer 5 are laminated. Thereby, the leakage current between the source and drain electrodes 8 and 9 and the polysilicon layer 5 may be further reduced.
Further, in the method for manufacturing the thin film transistor 100 according to the present embodiment, at the time of the laser annealing, a specific place is ablated to form a removed part, and the removed part is used for positioning (hereinafter, referred to as an alignment) between the structures of respective layers of the thin film transistor 100, which will be described in detail below.
First, the gate electrode 2 is formed on the glass substrate 1 by film formation and patterning (S11). At this time, an alignment mark (not illustrated) used for the alignment is formed on a metal for the gate electrode 2.
Next, a gate insulation film 3 is formed on the surface of glass substrate 1 so as to cover the gate electrode 2 (S12). Then, an a-Si film 4 as the first amorphous silicon layer is formed on the surface of the glass substrate 1 on which the gate insulation film 3 has been formed (S13). Thereafter, in order to anneal the a-Si film 4 with laser, dehydrogenation annealing treatment is performed (S14), and cleaning prior to laser treatment is performed (S15).
In addition, partial crystallization of the a-Si film 4 by a partial irradiation type laser using the alignment mark, and formation of the removed part to be described below are simultaneously performed (S16).
The crystallization process is an annealing process (also referred to as a laser annealing process). For example, the required place is changed to the polysilicon layer (poly-Si film) 5 by irradiating the required place of the a-Si film 4 with an energy beam through a multi-lens array. The required place is determined based on the position of the alignment mark, is above the gate electrode 2, and is a channel region between the source and the drain. For the energy beam, it is possible to use, for example, an excimer laser of ultraviolet light which is largely absorbed by the amorphous silicon layer (a-Si film), or a solid-state laser having a wavelength of a green wavelength or less.
During the above-described laser annealing process, the formation of the removed part is also performed.
Then, cleaning prior to film formation is performed (S17), and so as to cover the polysilicon layer 5 that has been in the polycrystalline state by the annealing process, the a-Si film 6 as the second amorphous silicon layer is formed (S18). Further, the n+ Si film (n+ silicon layer) 7 is formed on the surface of the a-Si film 6 (S19). The n+ Si film 7 is a contact layer with the source electrode 8 and the drain electrode 9, and is a semiconductor layer having a high impurity concentration such as phosphorus or arsenic.
Next, exposure and development processings are performed (S20), and a required pattern is formed on the n+ Si film (n+ silicon layer) 7. The required pattern may be appropriately determined according to an arrangement or structure of the source electrode 8, the drain electrode 9 and the semiconductor layer. Then, in order to make the semiconductor layer have a required structure, the a-Si films 4 and 6 and the n+ Si film 7 are etched (S21).
Thereafter, a metal layer M for the source electrode 8 and the drain electrode 9 is formed on the n+ Si film 7 having been etched by, for example, sputtering, vapor deposition, or the like. At this time, in the metal layer M, a concave having a shape copying the removed part 20 is formed at a position corresponding to the removed part 20 on a lower side of the concave (S22).
That is, it is difficult to recognize the removed part 20 due to being covered by the formation of the metal layer M, but the concave 21 is formed at a position corresponding to the removed part 20 of the metal layer M, and thereby the position and shape of the removed part 20 may be clearly recognized.
Thereafter, using the concave 21 as the alignment mark, the source electrode 8 and the drain electrode 9 are formed by patterning the metal layer M (S23).
The concave 21 is formed in the vicinity of the gate electrode 2, on a gate bus line GL connected with the gate electrode 2. More specifically, the concave is formed at a central position of the polysilicon layer 5 in a juxtaposition direction in which the source electrode 8, the polysilicon layer 5 and the drain electrode 9 are juxtaposed, on a line extending in a direction intersecting the juxtaposition direction, and at a position on the gate bus line GL. That is, the position (or shape) of the concave 21 indicates the position of the polysilicon layer 5.
Therefore, it is possible to perform patterning using the concave 21 as the alignment mark so that the projected positions of the source electrode 8, the drain electrode 9 and the polysilicon layer 5 are not overlapped with each other. In other words, the position (or shape) of the concave 21 indicates the position of patterning.
In addition, the forming position of the concave 21 (removed part 20) is not particularly limited. For example, the forming position may be a corner or an edge of the glass substrate 1. Further, when the forming position of the concave 21 (removed part 20) is in the vicinity of the gate electrode 2, the source electrode 8, the drain electrode 9, the polysilicon layer 5, or the like, a precision of the alignment may be further increased. That is, the forming position may be on the gate bus line GL as long as it is not overlapped with the source bus line.
Next, the conventional TFT as a comparative example will be described.
An amorphous silicon layer (a-Si film) 105 is formed on the polysilicon layer 104 so as to cover the same. An n+ silicon layer (n+ Si film) 106 is formed at a required position on the surface of the amorphous silicon layer 105. A source electrode 107 and a drain electrode 108 respectively having a required pattern are formed on the surface of the n+ silicon layer 106, the side face of the amorphous silicon layer 105, and the surface of the gate insulation film 103.
In addition, as illustrated in
An a-Si film is formed on the surface of the glass substrate 101 on which the gate insulation film 103 is formed (S103). In order to anneal the a-Si film with laser, dehydrogenation annealing treatment is performed (S104), and cleaning prior to laser treatment is performed (S105).
Next, crystallization of the a-Si film by an entire surface irradiation type laser is performed (S106).
Next, exposure and development processings are performed on the polysilicon layer (poly-Si film) formed on the whole of the surface of the glass substrate 101 (S107), and further etching processing is performed thereon in a required shape using the alignment mark (S108). Thereby, a polysilicon layer 104 as the channel region is formed.
Then, cleaning prior to film formation is performed (S109), and an a-Si film 105 is formed so as to cover the polysilicon layer 104 (S110). An n+ Si film (n+ silicon layer) 106 is formed on the surface of the a-Si film 105 (S111).
Next, exposure and development processings are performed (S112), and in order to make the semiconductor layer have a required structure, the a-Si film 105 and the n+ Si film 106 are etched (S113). Then, a metal layer for the source electrode 107 and the drain electrode 108 is formed on the n+ Si film 106 having been etched (S114).
Subsequently, using the alignment mark, the source electrode 107 and the drain electrode 108 are formed by patterning such a metal layer (S115).
As described above, in the method for manufacturing the conventional thin film transistor, based on the alignment mark formed on the metal for the gate electrode, processing of forming the channel region (S108), and processing of forming the source electrode and the drain electrode (S115) have been performed. In addition, in each processing, a misregistration of about 1 to 2 μm commonly occurs during alignment based on the alignment mark. Further, since the formation of the alignment mark is performed in an initial process (process of forming the gate electrode) of the manufacturing method, subsequently, a plurality of layers are formed thereon. Therefore, in the formation processing of the source electrode and the drain electrode, the alignment mark is covered with the plurality of layers, such that it is difficult to recognize the alignment mark.
Furthermore, in the conventional manufacturing method, since two processings are performed using the same alignment mark as a reference, the misregistration is repeated again, that is, a shift of 1 to 4 μm may occur.
On the other hand, in the method for manufacturing the thin film transistor according to the present embodiment illustrated in
However, in the processing of forming the source electrode and the drain electrode (S23), the processing is performed using the concave 21 (removed part 20). As described above, since the concave 21 indicates the position of the polysilicon layer 5, and can be clearly recognized, the misregistration does not occur in the processing of forming the source electrode and the drain electrode. Therefore, since a misregistration may occur only in the case of forming the channel region, it is possible to reduce the misregistration in the thin film transistor manufacturing process as a whole.
Further, as illustrated in
Furthermore, the thin film transistor of the present embodiment may be used for a display panel. That is, the thin film transistor (TFT substrate) of the present embodiment and a color filter substrate having red (R), green (G) and blue (B) colors are stuck to each other with a required gap, and liquid crystal is injected between the TFT substrate and the color filter substrate, such that a TFT type liquid crystal display panel (liquid crystal display) may be manufactured. Thereby, it is possible to provide a display panel capable of shortening a manufacturing process.
However, in the case of the above-described conventional manufacturing method, it is configured to irradiate the entire surface of the glass substrate with the laser beam. Therefore, for example, for a substrate having a larger size than the sixth generation, there is no laser transmission source that can uniformly irradiate the laser beam, and there is a problem that crystallinities within the substrate surface become different from each other so as to cause unevenness in a characteristic distribution, and thereby resulting in poor quality.
Compared with this, in the case of the present embodiment, it is sufficient to irradiate only the required place on the substrate, not the entire substrate, such that even if the substrate size is increased (for example, in the tenth generation), the problem that the crystallinities of the polysilicon layer become different from each other so as to cause unevenness in the characteristic distribution may be solved. Further, in the laser annealing using the multi-lens array as illustrated in
In addition, in the annealing process according to the present embodiment, the required place is irradiated with an energy beam so that the projected positions, when the source electrode 8, the drain electrode 9 and the channel region are projected onto the surface of the glass substrate 1, are not overlapped with each other. As a result, the leakage current may be further reduced. Further, the second amorphous silicon layer 6 is formed so as to cover the polysilicon layer 5 which is the channel region, and the source electrode 8 and the drain electrode 9 are formed above the second amorphous silicon layer 6 through the n+ silicon layer 7. That is, since the second amorphous silicon layer 6 is provided so as to prevent the source electrode 8 and drain electrode 9 from directly contacting with the channel region, the feature having a further decreased leakage current (leak current) is used.
As described above, it is configured that the projected positions are not to be overlapped with each other when at least one electrode of the source electrode 8 and the drain electrode 9 and the polysilicon layer 5 are projected onto the surface of the glass substrate 1, such that the leakage current may be further reduced.
As illustrated in
On the other hand, the TFT (curve of symbol C) of the present embodiment may allow the drain current in the on-state to be more increased than that in the case of the TFT (curve of symbol B) in which the channel region is formed by the amorphous silicon layer, and the leakage current in the off-state may be reduced to be approximately equal to the case of the TFT (curve of symbol B) in which the channel region is formed by the amorphous silicon layer.
It is noted that, as used herein and in the appended claims, the singular forms “a”, “an”, and “the” include plural referents unless the context clearly dictates otherwise.
As this invention may be embodied in several forms without departing from the spirit of essential characteristics thereof, the present embodiments are therefore illustrative and not restrictive, since the scope of the invention is defined by the appended claims rather than by the description preceding them, and all changes that fall within metes and bounds of the claims, or equivalence of such metes and bounds thereof are therefore intended to be embraced by the claims
| Filing Document | Filing Date | Country | Kind |
|---|---|---|---|
| PCT/JP2015/061991 | 4/20/2015 | WO | 00 |
| Publishing Document | Publishing Date | Country | Kind |
|---|---|---|---|
| WO2016/170571 | 10/27/2016 | WO | A |
| Number | Name | Date | Kind |
|---|---|---|---|
| 6964831 | Lin | Nov 2005 | B2 |
| 7279383 | You | Oct 2007 | B2 |
| 7288792 | Yudasaka | Oct 2007 | B2 |
| 7728256 | Jung | Jun 2010 | B2 |
| 8258510 | Kim | Sep 2012 | B2 |
| 20050012228 | Hiramatsu et al. | Jan 2005 | A1 |
| 20090050896 | Kaitoh et al. | Feb 2009 | A1 |
| 20100320468 | Kamata et al. | Dec 2010 | A1 |
| 20160218123 | Moon | Jul 2016 | A1 |
| Number | Date | Country |
|---|---|---|
| 2005051208 | Feb 2005 | JP |
| 2011003778 | Jan 2011 | JP |
| 2011029411 | Feb 2011 | JP |
| 5226259 | Jul 2013 | JP |
| Number | Date | Country | |
|---|---|---|---|
| 20180122839 A1 | May 2018 | US |
