Riley et al., Limitation of low-temperature low pressure chemical vapor dsition of SiO.sub.2 for the insulation of high-density multilevel very large scale integrated circuits, J. Vac. Sci. Technol. B 7 (2), Mar./Apr. 1989, FIGS. 2 and 3, pp. 230-231. |
Hatanaka et al., H.sub.2 O-TEOS Plasma-CVD Realizing Dielectrics Having a Smooth Surface, VMIC Conference, Jun. 11-12, TH-0359-0/91/0000-0435 $01.00 C 1991 IEEE, FIGS. 2 and 3, p. 438. |
Lai et al., CVD-Aluminium for Submicron VLSI Metallization, VMIC Conference, Jun. 11-12, TH-0359-0/91/0000-0089 $01.00 C 1991 IEEE, FIGS. 2 and 3, p. 94. |
Rey et al., Numerical Simulation of CVD Trench Filling Using a Surface Reaction Coefficient Model, VMIC Conference, Jun. 12-13, TH-0325-1/90/0000-0425 $01.00 C 1990 IEEE, FIGS. 3 and 5, p. 426. |
Ahn et al., Advances in Production Methods in VLSI and ULSI Technology Using Isolated-Chamber Sputter Deposition of Al 1% Si Films, VMIC Conference, Jun. 12-13, TH-0325-0/90/0000-0325 $01.00 C 1990 IEEE, FIGS. 2, 3, 4 and 6, pp. 327-328. |
Raaijmakers et al., Contact Hole Fill with Low Temperature LPCVD TiN, Jun. 12-13, TH-0325-1/90/0000-0219 $01.00 C 1990 IEEE, FIG. 1a, p. 222. |