Cezac et al., “A New Generation of Power Unipolar Devices: the Concept of the Floating Islands MOS Transistor (FLIMOST),” Proc. of ISPSO 2000, pp. 69-72, conference held May 22-25, 2000 in Toulouse France (2000). |
Christiansen, B., “Synchronous Rectification Improves with Age,” PCIM, pp. 1-6 (1998). |
Daniel et al., “Modeling of the CoolMOS™ Transistor—Part I: Device Physics,” IEEE Transactions on Electron Devices, 49(5):916-922 (2002). |
Daniel et al., “Modeling of the CoolMOS™ Transistor—Part II: DC Model and Parameter Extraction,” IEEE Transactions on Electron Devices, 49(5):923-929 (2002). |
Fujishima et al., “A High Density, Low On-resistance, Trench Lateral Power MOSFET with a Trench Bottom Source Contact,” Proc. 2001 Symp. on Power Semiconductor Devices and IC's, pp. 143-146, held in Osaka Japan (2001). |
Gan et al., “Poly Flanked VDMOS (PFVDOS): A Superior Technology for Superjunction Devices,” IEEE, pp. 2156-2159 (2001). |
Huang et al., “Characterization of Paralleled Super Junction MOSFET Devices under Hard- and Soft-Switching Conditions,” IEEE, pp. 2145-2150 (2001). |
Kim et al., “Minimization of reverse Recovery Effects in Hard-Switched Inverters using CoolMOS” Power Switches, IEEE, pp. 641-647 (2001). |
Kim et al., “A Novel Process Technique for Fabricating High Reliable Trench DMOSFETs using Self-Align Technique and Hydrogen Annealing,” Proc. 2001 Int. Symp. on Power Semiconductor Devices and ICs, pp. 139-142, held in Osaka Japan (2001). |
Minato et al., “Which is cooler, Trench or Multi-Epitaxy?,” Proc. of ISPSO 2000, pp. 73-76, conference held May 22-25, 2000 in Toulouse France (2000). |
Nitta et al., “Experimental Results and Simulation Analysis of 250V Super Trench Power MOSFET (STM),” Proc. of ISPSO 2000, pp. 77-80, conference held May 22-25, 2000 in Toulouse France (2000). |
Saggio et al., “MDmesh™: innovative technology for high voltage PowerMOSFETs,” Proc. of ISPSO 2000, pp. 65-68, conference held May 22-25, 2000 in Toulouse France (2000). |
Shimizu et al., “100V Trench MOS Barrier Schottky Rectifier Using Thick Oxide Layer (TO-TMBS),” Proc. 2001 Int. Symp. on Power Semiconductor Devices and ICs, pp. 243-246, held in Osaka Japan (2001). |
Udrea et al., “Ultra-high voltage termination using the 3D RESURF (Super-Junction) concept—experimental demonstration at 6.5 kV,” Proc. 2001 Int. Symp. on Power Semiconductor Devices and ICs, pp. 129-132, held in Osaka Japan (2001). |
Zhang et al., “Forward and Reverse Biased Safe Operating Areas of the COOLMOS™,” IEEE, pp. 81-86 (2000). |
Zhang et al., “Analysis of the Forward Biased Safe Operating Area of the Super Junction MOSFET,” Proc. of ISPSO 2000, pp. 61-64, conference held May 22-25, 2000 in Toulouse France (2000). |