Pre-cut wafer applied underfill film

Abstract
A method for preparing a semiconductor with preapplied underfill comprises providing a semiconductor wafer with a plurality of metallic bumps on its top side and, optionally, through-silica-vias vertically through the silicon wafer; laminating a back grinding tape to the top of the wafer covering the metallic bumps and through silicon vias; thinning the back side of the wafer; mounting a dicing tape to the back side of the thinned wafer and mounting the silicon wafer and dicing tape to a dicing frame; removing the back grinding tape; providing an underfill material precut into the shape of the wafer; aligning the underfill on with the wafer and laminating the underfill to the wafer.
Description
BACKGROUND OF THE INVENTION

This invention relates to a process for the fabrication of a semiconductor die.


Miniaturization and slimming of electrical and electronic equipment has led to a need for both thinner semiconductor devices and thinner semiconductor packaging. One way to produce a thinner semiconductor die is to remove excess material from the back side (inactive side) of the die. This is more easily done by removing excess material from the back side of the semiconductor wafer from which the individual dies are diced. The removal of the excess wafer typically occurs in a grinding process, commonly called back side grinding.


One way to produce smaller and more efficient semiconductor packages is to utilize a package having an array of metallic bumps attached to the active face of the package. The metallic bumps are disposed to match with bonding pads on a substrate. When the metal is reflowed to a melt, it connects with the bonding pads forming both electrical and mechanical connections. This metallic bump packaging is generally referred to as “flip chip” because the bumped semiconductors are flipped to be attached to their substrates.


A thermal mismatch exists between the semiconductor and the substrate, so that with repeated thermal cycling the metallic interconnections are stressed, potentially leading to failure. To counteract this, an encapsulating material, commonly called an underfill, is disposed in the gap surrounding the metallic bumps, between the semiconductor and the substrate.


Current trends in semiconductor packaging fabrication favor completing as many process steps as possible at the wafer level, allowing multiple integrated circuits to be processed at the same time, rather than individually, as occurs after die singulation. Unfortunately, underfill application does not lend itself well to wafer level processing, particularly when the wafer is thinned down in a grinding step, as handling becomes even more difficult due to the fragility of the thinned wafer.


Thus, there exists a need for a method of applying a wafer level underfill material to a thinned wafer that does not compromise the fragility of the wafer.


SUMMARY OF THE INVENTION

This invention is a method for producing a thinned semiconductor wafer with applied underfill comprising: (a) providing a semiconductor wafer with a plurality of metallic bumps on its top side and, optionally, through-silica-vias vertically through the silicon wafer; (b) laminating a back grinding tape to the top of the wafer covering the metallic bumps and through silicon vias; (c) thinning the back side of the wafer; (d) mounting a dicing tape to the back side of the thinned wafer and mounting the silicon wafer and dicing tape to a dicing frame; (e) removing the back grinding tape; (f) providing an underfill material precut into the shape of the wafer; (g) aligning the underfill with the wafer and laminating the underfill to the wafer.





BRIEF DESCRIPTION OF THE DRAWINGS


FIGS. 1
a and 1b depict in series a first prior art scheme for preparing a thinned silicon wafer with metallic bumps supported by underfill.



FIGS. 2
a and 2b depict in series a second prior art scheme for preparing a thinned silicon wafer with metallic bumps supported by underfill.



FIGS. 3
a and 3b depict in series a third prior art scheme for preparing a thinned silicon wafer with metallic bumps supported by underfill.



FIGS. 4
a and 4b depict in series the inventive scheme for preparing a thinned silicon wafer with metallic bumps supported by underfill.





DETAILED DESCRIPTION OF THE INVENTION

The wafer is a semiconductor material, typically silicon, gallium arsenide, germanium, or similar compound semiconductor materials. The formation of the plurality of metallic bumps on the top side of the wafer, and their metallic composition, are made according to semiconductor and metallic fabrication methods well documented in industry literature.


Silicon-through-vias are vertical passageways extending completely through the silicon wafer for the purpose of connecting circuitry from one wafer to another wafer.


The purpose of the dicing tape used in the inventive method is to support the wafer during dicing operations. Dicing tapes are commercially available from a number of sources and in one form consist of a heat sensitive, pressure sensitive, or UV sensitive adhesive on a carrier. The carrier is typically a flexible substrate of polyolefin or polyimide. When heat, pulling strain, or UV is applied respectively, the adhesiveness decreases. Commonly, a release liner covers the adhesive layer and can be easily removed just prior to use of the dicing tape.


The purpose of the back grinding tape is to protect and support the metallic bumps and top surface of the wafer during the wafer thinning process. Back grinding tapes are commercially available from a number of sources and in one form consist of a heat sensitive, pressure sensitive, or UV sensitive adhesive on a carrier. The carrier is typically a flexible substrate of polyolefin or polyimide. When heat, pulling strain, or UV is applied respectively, the adhesiveness decreases. Commonly, a release liner covers the adhesive layer and can be easily removed just prior to use of the back grinding tape. The back grinding operation may be performed by mechanical grinding, laser grinding, or etching.


Adhesives and encapsulants suitable as underfill chemistry that can be in the form of films are known, as are methods for making the underfill films. The thickness of the underfill material can be adjusted so that the metallic bumps can be either completely or only partially covered after lamination. In either case, the underfill material is supplied so that it fully fills the space between the semiconductor and the intended substrate. In one embodiment, the underfill material is provided on a carrier and is protected with a release liner. Thus, the underfill material will be provided in a three layer form in which the first layer is a carrier, such as a flexible polyolefin or polyimide tape, the second layer is the underfill material, and the third layer is a release liner, in that order. Just before use, the release liner is removed and the underfill is typically applied when still attached to the carrier. After application of the underfill to the wafer, the carrier is removed.


The invention is further described by reference to the Figures. In the figures, assemblies of one or more elements of dicing tape, silicon wafer, metallic bumps, underfill, and back grinding tape can be shown with the active face of the silicon wafer (the face containing the metallic bumps) oriented up or down. The assembly can be handled in any orientation determined by the practitioner. Each of the dicing tape, back grinding tape, and underfill are shown without release liner. The dicing tape and back grinding tape are provided on a carrier and are discarded after use. It will be understood by those skilled in the art that a release liner is generally used to protect the pressure sensitive adhesive of the dicing tape or back grinding tape, and that the release liner is removed just prior to use. The underfill layer laminated onto the active side of the wafer will move on to the dicing and bonding steps.



FIGS. 1
a and 1b depict a first prior art scheme for preparing a thinned silicon wafer with metallic bumps supported by underfill. Silicon wafer 10 with metallic bumps 11 on one face (active face) of the silicon wafer is prepared. The metallic bumps 11 are covered with a tape 12 to protect the active face of the wafer during the thinning of the wafer. The tape is commonly called a back grinding tape. The back side of the wafer is thinned to produce a thinned wafer 13. The thinned wafer 13 with back grinding tape 12 is placed on a vacuum chuck table 17 as the back grinding tape is removed. An underfill material 14 is laminated over the active face of the wafer, surrounding and encapsulating the metallic bumps 11. A dicing tape 15 is mounted on the thinned back side of the wafer, and the wafer is then placed in a dicing frame (or jig) 16 for subsequent dicing into individual semiconductors. The disadvantage of this method is that after the back grinding tape is removed the wafer is fragile and is left unsupported until it is laminated onto the dicing tape and placed in the dicing frame.



FIGS. 2
a and 2b depict a second prior art scheme for preparing a thinned silicon wafer with metallic bumps supported by underfill. Silicon wafer 10 with metallic bumps 11 on one face (active face) of the silicon wafer is prepared. The metallic bumps 11 are covered with a protective back grinding tape 12. The back side of the wafer is thinned to produce a thinned wafer 13. A dicing tape 15 is mounted on the back side of the wafer, and the wafer placed in a dicing frame 16 on a vacuum chuck table 20. An underfill material 14 is laminated over the active face of the wafer, surrounding and encapsulating the metallic bumps 11. The disadvantage of this method is that the underfill material contacts the dicing frame at interface 18 causing wrinkling in the underfill during lamination.



FIGS. 3
a and 3b depict a third prior art scheme for preparing a thinned silicon wafer with metallic bumps supported by underfill. Silicon wafer 10 with metallic bumps 11 on one face (active face) of the silicon wafer is prepared. A two layer tape 19, in which one layer is a protective back grinding tape 12 and the second layer is an underfill material 14, is disposed on the active face of the silicon wafer with the underfill layer in contact with, and covering, the metallic bumps 11. The back side of the wafer is thinned to produce a thinned wafer 13. A dicing tape 15 is mounted on the back side of the wafer, and the wafer placed in a dicing frame 16 on a vacuum chuck table 20. The back grinding tape layer 12, of the two layer tape 19, is removed, leaving the underfill material 14. The disadvantage of this method is the interaction between the back grinding tape and the underfill material. The adhesion of the back grinding tape to the underfill layer can be stronger than the adhesion of the underfill layer to the wafer. This can cause the underfill layer to be peeled off from the wafer during the removal of the back grinding tape. In addition, uniform thinning of the wafer can be affected by variations in the thickness of the back grinding tape. When the variation in thickness of the underfill is added to the variation in thickness of the back grinding tape, the total variation in thickness increases and has an even greater deleterious affect on the uniformity of the wafer thickness after thinning.



FIGS. 4
a and 4b depict the inventive method: A thick silicon wafer 10 having a plurality of metallic bumps 11 and optional through-silica-vias 21 is prepared. A protective back grinding tape 12 is laminated over the metallic bumps and the top surface of the silicon wafer. A dicing tape 15 to support the thinned wafer during subsequent dicing is mounted to the back side of the thinned wafer. The wafer 13 with dicing tape 15 and back grinding tape 12 is mounted into a dicing frame 16 with the top side of the wafer facing up and the dicing tape in contact with the dicing frame. The back grinding tape is removed. A carrier tape 17 with underfill material 14 on one side is provided. The underfill material 14 is precut to fit the top surface of the wafer. The underfill is contacted with the wafer, aligning shapes, and laminated to the active face of the wafer (with metallic bumps) with the carrier still intact. The carrier is removed before further processing.


Thus, in one embodiment, this invention is a method for producing a thinned semiconductor wafer with applied underfill comprising: (a) providing a semiconductor wafer with a plurality of metallic bumps on its top side and, optionally, through-silica-vias vertically through the silicon wafer; (b) laminating a back grinding tape to the top of the wafer covering the metallic bumps and through silicon vias; (c) thinning the back side of the wafer; (d) mounting a dicing tape to the back side of the thinned wafer and mounting the silicon wafer and dicing tape to a dicing frame; (e) removing the back grinding tape; (f) providing an underfill material precut into the shape of the wafer; (g) aligning the underfill with the wafer and laminating the underfill to the wafer.


There are two primary advantages of this method: (i) the thinned wafer is supported by the back grinding tape or dicing tape, or both, throughout the fabrication steps, and (ii) because the underfill is precut to the shape of the wafer, no underfill hits the dicing frame, eliminating any possibility of wrinkling or creating voids during lamination of the underfill to the wafer.

Claims
  • 1. A method for producing a thinned semiconductor wafer with applied underfill, said method consisting of: (a) providing a semiconductor wafer with a plurality of metallic bumps on its top side and, optionally, through-silica-vias vertically through the silicon wafer;(b) laminating a back grinding tape to the top of the wafer covering the metallic bumps and the through silicon vias, if present, wherein the backgrinding tape is disposed in contact with the metallic bumps;(c) thinning the back side of the wafer to form a thinned wafer;(d) mounting a dicing tape to the back side of the thinned wafer and mounting the silicon wafer and dicing tape to a dicing frame;(e) removing the back grinding tape;(f) providing an underfill material precut into the shape of the thinned wafer;(g) aligning the underfill with the thinned wafer and laminating the underfill to the thinned wafer;wherein prior to (g), no underfill is disposed in between the metallic bumps.
  • 2. The method of claim 1 wherein said semiconductor wafer is silicon.
  • 3. The method of claim 1 wherein said semiconductor wafer does not contain through-silica-vias.
  • 4. The method of claim 1 wherein said semiconductor wafer does contain through-silica-vias.
  • 5. The method of claim 1 wherein said back grinding tape comprises a heat sensitive adhesive, a pressure sensitive adhesive or a UV sensitive adhesive on a flexible substrate selected from a polyolefin or a polyimide.
  • 6. The method of claim 1 wherein said dicing tape comprises a heat sensitive adhesive, a pressure sensitive adhesive or a UV sensitive adhesive on a flexible substrate selected from a polyolefin or a polyimide.
  • 7. The method of claim 1 wherein said underfill material is provided in a three layer form in which the first layer is a carrier, the second layer is the underfill material, and the third layer is a release liner, in that order.
  • 8. A method for producing a thinned semiconductor wafer with applied underfill, said method consisting of: (a) laminating a back grinding tape to the top of a semiconductor wafer with a plurality of metallic bumps on its top side and, optionally, through-silica-vias vertically through the silicon wafer, thereby covering the metallic bumps and through silicon vias, wherein the back grinding tape is disposed in contact with the metallic bumps;(b) thinning the back side of the wafer to form a thinned wafer;(c) mounting a dicing tape to the back side of the thinned wafer and mounting the silicon wafer and dicing tape to a dicing frame;(d) removing the back grinding tape;(e) aligning underfill material precut into the shape of the wafer with the thinned wafer and laminating the underfill to the thinned wafer;wherein prior to (e), no underfill is disposed in between the metallic bumps.
  • 9. A method for producing a thinned semiconductor wafer with applied underfill, said method consisting of: (a) thinning the back side of a semiconductor wafer to produce a thinned wafer with a plurality of metallic bumps on its top side and, optionally, through-silica-vias vertically through the silicon wafer, wherein a back grinding tape has been laminated to the top of the semiconductor wafer, thereby covering the metallic bumps and through silicon vias, wherein the back grinding tape is disposed in contact with the metallic bumps;(b) mounting a dicing tape to the back side of the thinned wafer and mounting the silicon wafer and dicing tape to a dicing frame;(c) removing the back grinding tape;(d) aligning underfill material precut into the shape of the wafer with the thinned wafer and laminating the underfill to the thinned wafer;wherein prior to (d), no underfill is disposed in between the metallic bumps.
  • 10. The method of claim 1 wherein the thinned wafer is continuously supported throughout the production process by the backgrinding tape, the dicing tape, or both.
  • 11. The method of claim 8 wherein the thinned wafer is continuously supported throughout the production process by the backgrinding tape, the dicing tape, or both.
  • 12. The method of claim 9 wherein the thinned wafer is continuously supported throughout the production process by the backgrinding tape, the dicing tape, or both.
US Referenced Citations (71)
Number Name Date Kind
4208005 Nate et al. Jun 1980 A
5045921 Lin et al. Sep 1991 A
5356947 Ali et al. Oct 1994 A
5635010 Pepe et al. Jun 1997 A
5681757 Hayes Oct 1997 A
6260264 Chen et al. Jul 2001 B1
6465330 Takahashi et al. Oct 2002 B1
6534387 Shinogi et al. Mar 2003 B1
6794751 Kumamoto Sep 2004 B2
6958298 Murayama Oct 2005 B2
7071572 Kumamoto Jul 2006 B2
7074695 Park et al. Jul 2006 B2
7176044 Forray et al. Feb 2007 B2
7312534 delos Santos Dec 2007 B2
7455095 Yamamoto Nov 2008 B2
7468292 Yamano Dec 2008 B2
7473617 Momoi et al. Jan 2009 B2
7482251 Paulsen et al. Jan 2009 B1
7488993 Takano et al. Feb 2009 B2
7491772 Kamiya et al. Feb 2009 B2
7494845 Hwang et al. Feb 2009 B2
7494900 Harris et al. Feb 2009 B2
7495315 Lee et al. Feb 2009 B2
7498520 Osaka et al. Mar 2009 B2
7501300 Abe Mar 2009 B2
7560519 Canelas et al. Jul 2009 B2
7727875 Shin et al. Jun 2010 B2
7811903 Grigg et al. Oct 2010 B2
8106522 Sato et al. Jan 2012 B2
8648476 Takamoto et al. Feb 2014 B2
8692389 Takamoto et al. Apr 2014 B2
8703584 Misumi et al. Apr 2014 B2
8704366 Shin et al. Apr 2014 B2
20010040298 Baba et al. Nov 2001 A1
20020166625 Ball et al. Nov 2002 A1
20020197771 Dotta et al. Dec 2002 A1
20030017663 Takyu et al. Jan 2003 A1
20030022465 Wachtler Jan 2003 A1
20030129438 Becker et al. Jul 2003 A1
20040185601 Stepniak et al. Sep 2004 A1
20040266940 Issari Dec 2004 A1
20050003636 Takyu et al. Jan 2005 A1
20050014313 Workman et al. Jan 2005 A1
20050074547 Morganelli et al. Apr 2005 A1
20050126686 Cheong et al. Jun 2005 A1
20050181540 Farnworth et al. Aug 2005 A1
20050260829 Uematsu et al. Nov 2005 A1
20060046433 Sterrett et al. Mar 2006 A1
20060177954 Jeong et al. Aug 2006 A1
20060205182 Soejima Sep 2006 A1
20070000595 Prack Jan 2007 A1
20070087532 Bauer et al. Apr 2007 A1
20070137782 Matsumura et al. Jun 2007 A1
20070155047 Jayaraman et al. Jul 2007 A1
20070241436 Ookubo et al. Oct 2007 A1
20070259515 Paik et al. Nov 2007 A1
20080003719 Lu et al. Jan 2008 A1
20080027199 Mazurek et al. Jan 2008 A1
20080064188 Hayashi Mar 2008 A1
20080157303 Yang Jul 2008 A1
20080176167 Kawamori et al. Jul 2008 A1
20080220591 Nakamura Sep 2008 A1
20080280422 Shin et al. Nov 2008 A1
20090075429 Sato et al. Mar 2009 A1
20090166863 Watanabe et al. Jul 2009 A1
20100047969 Kim et al. Feb 2010 A1
20100081235 Furumura Apr 2010 A1
20100190293 Maeda et al. Jul 2010 A1
20110198721 Yang et al. Aug 2011 A1
20120049304 Motz et al. Mar 2012 A1
20120244655 Moore et al. Sep 2012 A1
Foreign Referenced Citations (17)
Number Date Country
101339910 Jan 2009 CN
1381076 Jan 2004 EP
2192611 Jun 2010 EP
03039378 Feb 1991 JP
2000299333 Oct 2000 JP
2001176822 Jun 2001 JP
2005320491 Nov 2005 JP
2007016074 Jan 2007 JP
2007100065 Apr 2007 JP
2007158212 Jun 2007 JP
2008294382 Dec 2008 JP
2009164476 Jul 2009 JP
20020023105 Mar 2002 KR
100379563 Apr 2003 KR
8400506 Feb 1984 WO
2008094149 Aug 2008 WO
2011128319 Oct 2011 WO
Non-Patent Literature Citations (2)
Entry
RC-800 Series, Pulsed UV Curing Systems. Brochure, Xenon Corporation, 2006, Wilmington, MA, USA.
“If you have a problem with mercury UV curing, we have a better solution. Pulsed UV Light.” Brochure, Xenon Corporation, 2006, Wilimington, MA, USA.
Related Publications (1)
Number Date Country
20130210239 A1 Aug 2013 US
Provisional Applications (1)
Number Date Country
61438327 Feb 2011 US
Continuations (1)
Number Date Country
Parent PCT/US2012/022853 Jan 2012 US
Child 13800862 US