This application is a U.S. national stage application of International Application No. PCT/JP2008/064853 filed Aug. 20, 2008, claiming a priority date of Aug. 27, 2007, and published in a non-English language.
1. Technical Field
The present invention relates to a semiconductor device having a trench structure.
2. Background Art
Along with the times, full use of fine processing technology has enabled manufacturing of smaller semiconductor devices without lowering performance. This trend also applies to a semiconductor element having high driving performance. The reduction of an ON resistance of the element per unit area has been achieved with the best use of fine processing technology. However, it is also a fact that lowering of withstanding voltage, which is caused by miniaturization of elements, hinders further improvement of the driving performance. Elements with various structures have been proposed in order to eliminate the trade-off between miniaturization and withstanding voltage. A trench gate metal oxide semiconductor (MOS) transistor is an example in a power MOS field effect transistor (FET) with a high withstanding voltage and a high driving performance, which is a current mainstream. The trench gate MOS transistor has the highest packing density in integration among double diffused MOS (DMOS) transistors having a high withstanding voltage and a high driving performance. The trench gate MOS transistor has, however, a longitudinal MOS structure in which current flows in a depth direction of a substrate. The transistor has extremely excellent performance as an element itself, but has a disadvantage when mounted on a chip with other ICs. When mounting on a chip with other ICs is taken into consideration, a conventional lateral MOS structure still has an advantage. A lateral trench gate transistor has been proposed as a method for further reducing ON resistance per unit area without lowering withstanding voltage. In this transistor, a gate portion has a trench structure having a convex portion and a concave portion to gain a larger gate width (for example, refer to Patent Document 1).
Patent Document 1: JP 2006-294645 A
However, the invention of Patent Document 1 has one problem. In the invention of Patent Document 1, a channel length near a bottom part of the entire trench becomes longer than a channel length near an upper part of the entire trench as the trench becomes deeper and a length LP of an upper part of the gate electrode illustrated in
(1) Therefore, the present invention provides a semiconductor device and a method of manufacturing the same, the semiconductor device including: a well region which is formed of a high resistance first conductivity type semiconductor at a predetermined depth from a surface of a semiconductor substrate; a plurality of trenches which extend from a surface to a midway depth of the well region; a gate insulating film which is formed on surfaces of concave and convex portions formed by the trenches; a gate electrode which is embedded inside the trenches; a gate electrode film which is formed on the surface of the substrate in contact with the gate electrode embedded inside the trenches in regions of the concave and convex portions, the regions excluding vicinities of both ends of the trenches; another gate electrode film which is embedded inside the trenches in the vicinities of the both ends of the trenches in contact with the gate electrode film so that a surface of the another gate electrode film is located at a position deeper than the surface of the semiconductor substrate; and a source region and a drain region which are formed as two low resistance second conductivity type semiconductor layers from a part of a surface of the first conductivity type semiconductor that is out of contact with the another film so that the source and drain regions are formed film, so as to be shallower than the depth of the well region.
(2) In the semiconductor device according to item (1), in a structure in which the semiconductor surface in each of the source region and the drain region is lower than a height of the convex portion of a trench region excluding the vicinities of the both ends of the trenches, the semiconductor device includes the source region and the drain region which are formed as two low resistance second conductivity type semiconductor layers from a part of the semiconductor surface, the part being out of contact with the another gate electrode film, so as to be shallower than the depth of the well region.
(3) In the semiconductor device according to item (1) or (2), in a structure in which the gate electrode film does not exist inside the trenches in the vicinities of the both ends of the trenches, the semiconductor device includes the source region and the drain region which are formed as two low resistance second conductivity type semiconductor layers from a part of the semiconductor surface, the part being out of contact with the another gate electrode film, so as to be shallower than the depth of the well region.
The depths of the source region and the drain region are made deeper, to thereby allow enough current to flow through a channel near the bottom part of the trench. Accordingly, the driving performance is enhanced.
a)-1(b) are views each illustrating a basic structure according to the present invention.
a)-2(c) are cross-sectional views of
a)-3(b) are views each illustrating an embodiment according to the prior art.
a)-4(c) are cross-sectional views of
a)-5(c) are bird's-eye views each illustrating a manufacturing process according to the present invention.
a)-6(b) are views each illustrating the basic structure and a manufacturing process thereof according to the present invention.
a)-7(b) are views each illustrating the basic structure and the manufacturing process thereof according to the present invention.
001 source region
002 drain region
003 gate electrode
004 gate insulating film
005 well region
006 high resistance semiconductor substrate
007 convex portion
008 concave portion
019 current path
Detailed Description of the Invention
A first embodiment of the present invention is described with reference to
a) is a bird's-eye view,
a)-5(c) each illustrate a method of manufacturing a lateral trench gate transistor having the above-mentioned structure. First, as illustrated in
When the depths of the source/drain regions are made equal to a height of the bottom part of the trench, the driving performance is most enhanced. As illustrated in
In the above-mentioned embodiment, it is needless to say that a p-channel MOS structure may also be made in the same manner by reversing conductivity types. The use of a twin well technology easily enables making a CMOS structure having a high driving performance in one chip and also integrally mounting an IC. The above description is given on the basic structure and the basic manufacturing method according to the present invention.
Now, a description will be given to the application of the basic structure.
In ordinary planar MOS transistors, various structures exist aiming to improve the withstanding voltage based on a basic structure. In the present invention, an improvement of withstanding voltage may be attained easily by combining conventional art of the LDD (light doped drain) structure, the DDD (double diffused drain) structure, the LDMOS (lateral double diffused MOS) structure, or the like to the basic structure (
Also, the width of the convex portion 007 illustrated in
Further, when the present invention and the conventional twin well technology are adopted in combination, it becomes possible to integrally mount a semiconductor device with a bipolar channel according to the present invention and a normal IC on the same chip, which enables easily making an IC with which a CMOS driver is integrally mounted.
The embodiment of the present invention has been described, but the present invention is not limited to the above embodiment and may be modified within a range that does not depart from the gist of the invention.
Number | Date | Country | Kind |
---|---|---|---|
2007-220964 | Aug 2007 | JP | national |
Filing Document | Filing Date | Country | Kind | 371c Date |
---|---|---|---|---|
PCT/JP2008/064853 | 8/20/2008 | WO | 00 | 5/6/2010 |
Publishing Document | Publishing Date | Country | Kind |
---|---|---|---|
WO2009/028375 | 3/5/2009 | WO | A |
Number | Name | Date | Kind |
---|---|---|---|
5468663 | Bertin et al. | Nov 1995 | A |
5656544 | Bergendahl et al. | Aug 1997 | A |
5932911 | Yue et al. | Aug 1999 | A |
20060001110 | Igarashi | Jan 2006 | A1 |
20060223253 | Risaki | Oct 2006 | A1 |
Number | Date | Country |
---|---|---|
2006019518 | Jan 2006 | JP |
2006294645 | Oct 2006 | JP |
86 03341 | May 1986 | WO |
Number | Date | Country | |
---|---|---|---|
20100289078 A1 | Nov 2010 | US |