Stacked circuit package with molded base having laser drilled openings for upper package

Information

  • Patent Grant
  • 11749576
  • Patent Number
    11,749,576
  • Date Filed
    Friday, September 25, 2020
    4 years ago
  • Date Issued
    Tuesday, September 5, 2023
    a year ago
Abstract
A stacked package configuration is described that includes a bottom package and an upper package. The bottom package includes a substrate having a top surface with first circuitry and metal first pads. A molded layer is then formed over the substrate. Holes through the molded layer are then laser drilled to expose the first pads. The holes and first pads align with leads of an upper package, which contains further circuit components. The holes are then partially filled with a solder paste. A thermal epoxy is applied between the molded layer and the upper package. The leads of the upper package are then inserted into the holes, and the solder paste is reflowed to electrically, thermally, and mechanically connect the upper package to the bottom package. The reflow heat also cures the epoxy. A ball grid array is then formed on the bottom of the substrate.
Description
FIELD OF THE INVENTION

This invention relates to the packaging of electronic components and, in particular, to a stacked package structure having a base package and an interconnected upper package.


BACKGROUND

It is common to provide an integrated circuit, or a circuit formed of discrete components, in a single sealed package having a standardized terminal configuration (e.g., ball grid array, in-line pins, surface mount leads, etc.). The terminals of the package are typically then soldered to a printed circuit board along with other packages and components.


Relevant factors in a package design include size, terminal count, heat dissipation, current/voltage requirements, and electrical/magnetic interference issues.


To reduce the size of an electrical system, it is known to stack packages on top of each other, where the bottom package includes bottom terminals, for being soldered to a printed circuit board, and top terminals for being soldered to the terminals of the upper package. The bottom package has vias leading from its top terminals to internal circuitry or to the bottom terminals on the bottom package. This is also referred to as a 3-dimensional package.


For certain applications, such as high power applications, a more robust structure is needed for stacked packages. For such high power applications, such as a 20 A-100 A switching voltage regulator, it is desirable to provide very low impedance current paths to minimize heat and voltage drop, as well as provide good thermal paths to air and to a metal core printed circuit board. Also, certain components, such as inductors and transformers, should be separated from other circuits for minimizing magnetic coupling and noise.


Therefore, what is needed is a more robust package that solves some of the existing problems with conventional stacked packing technology.


SUMMARY

In one embodiment of the invention, a circuit is formed of components included in both a bottom package and an upper package. The bottom package may include a switching transistor and control circuitry for a high power switching voltage regulator. The bottom package includes a substrate having on its top surface circuitry, metal traces for interconnecting the circuitry, and metal pads connected to the circuitry. The metal pads align with leads of an upper package. The bottom surface of the bottom package may include a ball grid array for soldering to a conventional metal core printed circuit board.


The circuitry on the bottom package is then encapsulated with a molded thermal plastic to form a rectangular package with a top planar surface.


A programmed laser is then controlled to drill openings in the molded plastic which extend down to the metal pads on the substrate. The holes are then partially filled with a solder, a solder paste, or other conductive material. The laser not only drills the holes but cleans the metal pads on the substrate.


Next, an upper package, such as containing a relatively large smoothing inductor for the switching regulator, is positioned over the bottom package. The upper package has bottom terminals, such as posts or staple-type leads, that extend through the holes and electrically contact the pads exposed through the holes.


Preferably, there is a small gap between the ends of the leads of the upper package and the rigid metal pads formed on the substrate of the bottom package so the upper package may be tilted, as required, to have a top planar surface that is precisely parallel to the bottom surface of the bottom package irrespective of the non-planarity of the leads of the upper package. This ensures that the top of the upper package will be coplanar with the tops of other upper packages on the printed circuit board, such as for contacting a single heat sink with a flat surface. The gaps are pre-filled with a solder paste, solder, or other suitable conductive material that melts during reflow and allows the top of the upper package to be tilted to be precisely parallel with the bottom of the bottom package.


The stacked structure is then reflowed to melt and cure any solder paste, solder, or other conductive material so that the upper package is electrically, thermally, and mechanically connected to the bottom package. The upper package may also be epoxied to the top of the bottom package, using a thermal epoxy, which cures during the reflow.


Solder balls for a ball grid array may then be formed on the bottom of the bottom package and reflowed. The cured epoxy between the upper package and the bottom package ensures the upper package will not change its position during the ball grid array reflow.


If the upper package is a smoothing inductor for a switching regulator, and the bottom package contains the rest of the switching regulator circuitry, there will be excellent heat transfer between the inductor and the metal core printed circuit board since the leads of the inductor are directly connected to the metal pads on the substrate of the bottom package. Also, the inductor is vertically separated from the remaining circuitry and may be magnetically isolated from the bottom circuitry.


Although a switching regular with an inductor has been used in the example, the technique may be used to form any other circuit. For example, the upper package may include a transformer.


The upper package does not need to be an electrical component. The upper device may be a metal heat sink with robust tabs that extend through holes in the bottom package and thermally contact metal pads on the substrate of the bottom package. The upper device may also provide RF shielding, such as being a grounded plate, or provide any other function.


An array of stacked packages may be formed simultaneously prior to singulation of the packages, such as by sawing.





BRIEF DESCRIPTION OF THE DRAWINGS


FIG. 1 is a cross-sectional perspective view of a substrate with circuitry mounted on the top of the substrate and conductive through-vias that electrically contact bottom pads of the substrate. Also shown are relatively large metal pads on the top of the substrate that are to be contacted by leads of an upper package.



FIG. 2 illustrates the substrate of FIG. 1 after a thermal plastic is molded over the top of the substrate to encapsulate the circuitry and provide a planar top surface.



FIG. 3 illustrates a programmed laser drilling holes in the thermal plastic to expose the pads on the substrate.



FIG. 4 illustrates the bottom of the package showing a ball grid array configuration for being soldered to a printed circuit board.



FIG. 5 illustrates one type of upper package whose metal posts are inserted through the holes in the bottom package to electrically contact the pads formed on the substrate.



FIG. 6 illustrates the upper package of FIG. 5 as well as a transparent bottom package.



FIG. 7 illustrates an alternative to FIG. 6 where excess solder, or other conductive material, is deposited in the holes and wick up the posts when melted for a robust electrical connection.



FIG. 8 illustrates a completed stacked package where the upper package uses staple-type leads around the perimeter of the upper package, and where the staple-type leads are inserted into laser drilled slots in the bottom package and electrically contact metal pads on the substrate in the bottom package.



FIG. 9 illustrates the stacked package of FIG. 8 with a transparent bottom package.



FIG. 10 illustrates multiple upper packages mounted over a single bottom package, where the tops of all the upper packages are co-planar.



FIG. 11 illustrates a metal heat sink having tabs inserted through holes in the bottom package that are thermally connected to metal pads on the substrate of the bottom package.





DETAILED DESCRIPTION

Although the stacked package may be used for any type of circuitry, an example will be provided for a high power switching regulator having a stacked transformer or inductor. The regulator may provide an output current of up to 100 A to a load due to the particular design described.



FIG. 1 is a cross-sectional view of a starting substrate 10 for a bottom package. The substrate 10 may be a conventional printed circuit board material or a molded thermal plastic. In one embodiment, the substrate 10 is about 0.3 mm thick. The substrate 10 has conductive through-vias 12 that may be contacted by metal traces on the top the surface of the substrate 10 that interconnect circuit components 14. The components 14 may include integrated circuits and discrete components. The vias 12 terminate in bottom metal pads, such as for a ball grid array.


Relatively large top pads 16 are also shown, which align with leads of an upper package. Some of the vias 12 may terminate in the top pads 16. The pads 16 may be interconnected to other circuitry on the substrate 10. The vias 12 may be used for conducting heat from the upper package to a metal core printed circuit board. Some vias 12 may be connected together for a parallel conduction path.


In the example, the circuitry forms a switching transistor and control circuitry for a switching voltage regulator.



FIG. 2 illustrates a thermal plastic 18 molded over the substrate 10 to encapsulate the circuitry. The top of the plastic 18 is planar. The plastic 18 is a very good conductor of heat and is a dielectric.


In FIG. 3, a programmed laser 20 ablates holes 21 (of any shape) in the plastic 18 to expose the pads 16 on the substrate 10. In one embodiment, the pads 16 are formed to have a layer of solder for better wicking to metal leads of an upper package. The laser drilling automatically stops at the solder/pad surface and may clean the surface. The resulting structure is a bottom package 22 for the stacked package structure.



FIG. 4 illustrates a possible bottom surface of the bottom package 22 showing small metal pads 24 for a ball grid array.


A conductive material, such as solder, a solder paste, or a conductive epoxy is then dispensed into each of the holes 21 and will be used to electrically connect leads of an upper package to the pads 16 while not requiring the leads to directly abut the pads 16. This conductive material filling the gap between the leads and the pads 16 allows the upper package to be tilted, during a reflow step, to be precisely parallel to the bottom package 22 even if the leads are not planar.



FIG. 5 illustrates an upper package 26 having leads formed as rectangular posts 28. The holes 21 in the bottom package 22 align with the pattern of the posts 28. The bottom surface of the upper package 26 does not need to contact the top surface of the bottom package 22, and the angle of the upper package 26 may be adjusted during reflow to achieve a precise alignment of the upper package 26 with the bottom package 22. In one embodiment, the upper package 26 contains a transformer.



FIG. 6 illustrates the structure of FIG. 5 but where the bottom package 22 is transparent. The ends of the posts 28 will not all abut the pads 16 on the substrate 10 if either the posts 28 or the pads 16 are not coplanar.


As shown in FIG. 7, to account for this lack of coplanarity, the holes in the bottom package 22 are partially filled with a conductive material 32, such as solder, a solder paste, or other conductive material, prior to inserting the posts 28 into the holes 21, that allows the upper package 26 to be positioned precisely parallel with the bottom package 22. The conductive material 32 may be dispensed with a needle or squeegeed into the holes 21. Thus, it is desirable to form the holes 21 significantly wider than the posts 28 so the conductive material 32 is not pushed out by the posts 28.


The bottom surface of the upper package 26 may optionally be affixed to the top of the bottom package 22 using a thermal epoxy to firmly set the position of the upper package 26 on the bottom package 22 after a reflow step. During reflow, the conductive material 32 will melt and wick to the posts 28 and pads 16 for a good electrical, thermal, and mechanical connection, while the upper package 26 is being precisely aligned with the bottom package 22 using an alignment tool. During the reflow, the heat also cures the thermal epoxy.


Conductive traces 29 on the substrate 10 are shown interconnecting circuit components 14 and the pads 16.


After the upper package 26 posts 28 are soldered to the pads 16, the structure may be turned over and solder balls placed on the bottom pads 24 (FIG. 4) of the bottom package 22 to form a ball grid array. A reflow step melts the solder over the pads 24. Such a reflow step does not affect the position of the upper package 26 if the upper package 26 is epoxied to the bottom package 22.



FIGS. 8-10 illustrate a different type of lead for the upper package 40 known as a staple lead 42. A staple lead is a thin and wide lead that is a good conductor of high currents and heat. It is particularly desirable when the upper package 40 is a high power inductor for a switching regulator. In one embodiment, the inductor is encased in a ferrite material which is highly thermally conductive.


The bottom package 44 may be identical to the bottom package of FIG. 3, except for the location and shape of the pads and the laser drilled holes 43.



FIG. 9 shows the bottom package 44 as transparent and illustrates how the staple leads 42 extend through the laser drilled holes 43 (FIG. 8) in the bottom package 44 and may or may not abut the metal pads 46 formed on the substrate 48 of the bottom package 44. As previously described, after the holes 43 are formed, they are partially filled with a conductive material 45 that reflows and wicks to the pads 46 and the staple leads 42 for a good electrical, thermal, and mechanical connection.


The bottom of the upper package 40 may be epoxied to the top of the bottom package 44, using a thermal epoxy, to manipulate its alignment during the reflow step. The epoxy cures during the reflow step.



FIG. 10 illustrates how multiple upper packages 50-53 may be mounted over a single bottom package 56. The upper packages 50-53 each have four staple leads 42 that are inserted into laser drilled holes 58 in the bottom package 56 and electrically contact pads formed on the substrate 60. The bottom surface may be a ball grid array. Any other type of terminal configuration may be used.


Importantly, the ability to align each upper package 50-53 with respect to the bottom package 56 and with each other during the reflow step enables the top surfaces of all the upper packages 50-53 to be precisely coplanar. Therefore, a single heat sink with a flat surface may be positioned over the upper packages 50-53 and contact all the top surfaces equally.



FIG. 11 illustrates a heat sink 64 mounted over a bottom package 66. The heat sink 64 may be formed of copper or other thermally conductive material. The heat sink 64 has robust tabs 68 that extend into holes 70 (slots) laser drilled into the molded plastic of the bottom package 66. There may be distributed tabs 68 along the bottom of the heat sink 64, or the tabs 68 may just be along two or more sides of the heat sink 64.


The substrate 72 of the bottom package 66 has robust metal pads, similar to the pads 46 shown in FIG. 9, that are thermally coupled to the tabs 68. In one embodiment, prior to the heat sink 64 being mounted, a solder paste, a conductive epoxy, sinterable material, or some other thermally conductive material partially fills the holes 70, and the heat sink tabs 68 are inserted into the holes 70. The thermally conductive material fills any gap between the tabs 68 and the pads. Upon reflow, the thermally conductive material flows and then hardens, resulting in a good thermal and mechanical attachment of the heat sink 64 to the bottom package 66. The bottom surface of the heat sink 64 may be thermally epoxied to the top surface of the bottom package 66 for additional thermal contact. The heat sink 64 may be precisely aligned with the bottom package 66 during the reflow step, even if the tabs 68 are not coplanar, since the tabs 68 do not directly abut the metal pads on the substrate 72.


The metal pads on the substrate 72 may be grounded. The pads may also extend through the substrate 72 to terminate in the bottom pads 24 shown in FIG. 4. Such bottom pads 24 may then thermally contact a metal layer in a metal-core printed circuit board for additional heat sinking.


The heat sink 64 itself contains novel features. An array of segmented metal columns 76 is machined using conventional techniques to provide a large surface area for air cooling. A larger center protrusion 78, with a flat top, is provided to allow a robot arm or suction to grip the protrusion 78 and precisely mount the heat sink 64 on the bottom package 66 in an automated machine pick-and-place step.


In other embodiments, the upper package or other upper component may provide frequency isolation and/or shielding against RF, IF, or other radiated signal.


Multiple package structures may be formed simultaneously, and the packages are then singulated, such as by sawing.


In another embodiment, more than two packages may be vertically stacked using the techniques described above, where each upper package has leads that extend into laser drilled holes formed in its underlying package.


The technique described enables any degree of magnetic field isolation between the upper and bottom packages by providing a ground shield between the packages, or by providing adequate separation between the relevant components.


Instead of laser-drilling the holes, the holes may be formed by any other suitable method, such as during the molding of the bottom package, or mechanical drilling, or chemical etching.


While particular embodiments of the present invention have been shown and described, it will be obvious to those skilled in the art that changes and modifications may be made without departing from this invention in its broader aspects and, therefore, the appended claims are to encompass within their scope all such changes and modifications that are within the true spirit and scope of this invention.

Claims
  • 1. A package structure comprising: a bottom package comprising: a substrate having a top surface and a metal contact pad on the top surface; anda molded layer over the top surface of the substrate, a laser-drilled hole formed at least partially through the molded layer to expose the metal contact pad, wherein an inner wall of the hole comprises the molded layer, the molded layer exposed at the hole; andan upper device mounted over the molded layer, the upper device having at least one component and a staple lead coupled to and extending away from the at least one component towards the substrate, the staple lead having a thickness and a width greater than the thickness, the staple lead being inserted through the hole to electrically or thermally connect to the metal contact pad, wherein the hole is wider than the staple lead.
  • 2. The package structure of claim 1, further comprising circuitry on the substrate, the molded layer encapsulating the circuitry.
  • 3. The package structure of claim 2, wherein the circuitry comprises switching circuitry electrically connected to the substrate.
  • 4. The package structure of claim 1, further comprising a space between a sidewall of the hole and the staple lead.
  • 5. The package structure of claim 1, further comprising a gap between an end of the staple lead and the metal contact pad, a conductive material disposed in the gap and providing an electrical or thermal connection between the staple lead and the metal contact pad.
  • 6. The package structure of claim 5, wherein the conductive material comprises solder.
  • 7. The package structure of claim 1, further comprising a plurality of staple leads including the staple lead and a second lead, the plurality of staple leads disposed about a perimeter of the upper device.
  • 8. The package structure of claim 1, wherein the at least one component comprises at least one of an inductor, a transformer, a heat sink, and a device package.
  • 9. The package structure of claim 1, wherein the substrate comprises a bottom surface opposite the top surface, the bottom surface comprising a plurality of pads to connect to an external device.
  • 10. A package structure comprising: a bottom molded package; andan upper device mounted over the bottom molded package, the upper device having at least one component and a staple lead coupled to and extending away from the at least one component, the staple lead having a thickness and a width greater than the thickness, the staple lead extending at least partially through a hole comprising an exposed molded side wall of the bottom molded package to electrically or thermally connect to a metal contact pad, wherein the hole is wider than the staple lead.
  • 11. The package structure of claim 10, wherein the bottom molded package comprises a substrate, circuitry on the substrate, and a molded layer over the substrate and the circuitry, wherein the staple lead is inserted into a hole in the molded layer to electrically or thermally connect to the metal contact pad, the metal contact pad disposed on a top surface of the substrate.
  • 12. The package structure of claim 11, further comprising a space between a sidewall of the hole and the staple lead.
  • 13. The package structure of claim 11, further comprising a gap between an end of the lead and the metal contact pad, a conductive material disposed in the gap and providing an electrical or thermal connection between the staple lead and the metal contact pad.
  • 14. The package structure of claim 13, wherein the conductive material comprises solder.
  • 15. The package structure of claim 10, further comprising a plurality of staple leads including the staple lead and a second staple lead, the plurality of staple leads disposed about a perimeter of the upper device.
  • 16. A package structure comprising: a bottom package comprising: a substrate having a top surface and a metal contact pad on the top surface; anda molded layer over the top surface of the substrate, a hole formed at least partially through the molded layer to expose the metal contact pad, an inner wall of the hole comprising the molded layer, the molded layer exposed at the hole, the hole terminating at the metal contact pad at a top layer of the substrate; andan upper device mounted over the molded layer, the upper device having at least one component and a staple lead coupled to and extending away from the at least component towards the substrate, the staple lead having a thickness and a width greater than the thickness, the staple lead being inserted through the hole to electrically or thermally connect to the metal contact pad, wherein the hole is wider than the staple lead.
  • 17. The package structure of claim 16, further comprising circuitry on the substrate, the molded layer encapsulating the circuitry, wherein the circuitry comprises switching circuitry electrically connected to the substrate.
  • 18. The package structure of claim 16, further comprising a gap between an end of the staple lead and the metal contact pad, a conductive material disposed in the gap and providing an electrical or thermal connection between the staple lead and the metal contact pad.
  • 19. The package structure of claim 16, further comprising a space between a sidewall of the hole and the staple lead.
CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of International Application No. PCT/US2019/021908 (now International Publication No. WO2019/190741), filed Mar. 12, 2019, which is a continuation of and claims priority to U.S. patent application Ser. No. 16/152,182 (now U.S. Pat. No. 10,497,635), filed Oct. 4, 2018, which claims priority of U.S. Provisional Patent Application Ser. No. 62/648,835, filed Mar. 27, 2018, by John D. Brazzle et al., the entire contents of which are incorporated herein by reference for all purposes. International Application No. PCT/US2019/021908 (now International Publication No. WO2019/190741), filed Mar. 12, 2019, also claims priority to U.S. Provisional Patent Application Ser. No. 62/648,835, filed Mar. 27, 2018. Further, any and all applications for which a foreign or domestic priority claim is identified in the Application Data Sheet as filed with the present application are hereby incorporated by reference under 37 CFR 1.57.

US Referenced Citations (321)
Number Name Date Kind
4089041 Lockard May 1978 A
4739125 Watanabe et al. Apr 1988 A
4801912 McElheny et al. Jan 1989 A
4862246 Masuda et al. Aug 1989 A
4914259 Kobayashi et al. Apr 1990 A
5343075 Nishino Aug 1994 A
5485037 Marrs Jan 1996 A
5514907 Moshayedi May 1996 A
5535101 Miles et al. Jul 1996 A
5647124 Chan et al. Jul 1997 A
5706172 Lee Jan 1998 A
5804880 Mathew Sep 1998 A
5932927 Koizumi et al. Aug 1999 A
6415504 Matsuda Jul 2002 B1
6727579 Eldridge Apr 2004 B1
7129420 Hashimoto Oct 2006 B2
7683473 Kasai et al. Mar 2010 B2
7838334 Yu et al. Nov 2010 B2
7939934 Haba May 2011 B2
7977773 Cusack Jul 2011 B1
7982139 Kariya et al. Jul 2011 B2
8156634 Gallup et al. Apr 2012 B2
8193034 Pagaila et al. Jun 2012 B2
8203164 Min et al. Jun 2012 B2
8241956 Camacho et al. Aug 2012 B2
8258010 Pagaila et al. Sep 2012 B2
8283750 Guiraud et al. Oct 2012 B2
8349657 Do et al. Jan 2013 B2
8349721 Shim et al. Jan 2013 B2
8383457 Pagaila et al. Feb 2013 B2
8409922 Camacho et al. Apr 2013 B2
8445990 Lin et al. May 2013 B2
8502387 Choi et al. Aug 2013 B2
8513812 Lin Aug 2013 B2
8525340 Eckhardt et al. Sep 2013 B2
8525344 Pagaila et al. Sep 2013 B2
8530274 Pagaila Sep 2013 B2
8563418 Pagaila et al. Oct 2013 B2
8569882 Ko et al. Oct 2013 B2
8581381 Zhao et al. Nov 2013 B2
8623702 Pagaila Jan 2014 B2
8624374 Ding et al. Jan 2014 B2
8674516 Han et al. Mar 2014 B2
8790962 Pagaila et al. Jul 2014 B2
8847369 Yew et al. Sep 2014 B2
8853819 Chen et al. Oct 2014 B2
8877567 Lee et al. Nov 2014 B2
8932908 Lee et al. Jan 2015 B2
8941222 Hunt Jan 2015 B2
8987734 Wang Mar 2015 B2
9006099 Anderson et al. Apr 2015 B2
9029193 Marimuthu et al. May 2015 B2
9054083 Suthiwongsunthorn et al. Jun 2015 B2
9059186 Shim et al. Jun 2015 B2
9082780 Lin et al. Jul 2015 B2
9105532 Choi et al. Aug 2015 B2
9117812 Lee et al. Aug 2015 B2
9129980 Khan et al. Sep 2015 B2
9142515 Pagaila et al. Sep 2015 B2
9171792 Sun et al. Oct 2015 B2
9177832 Camacho Nov 2015 B2
9236332 Pagaila et al. Jan 2016 B2
9236352 Pagaila et al. Jan 2016 B2
9240331 Kim et al. Jan 2016 B2
9245834 Hsieh Jan 2016 B2
9257356 Huang et al. Feb 2016 B2
9257411 Pagaila et al. Feb 2016 B2
9269595 Chi et al. Feb 2016 B2
9275877 Lin et al. Mar 2016 B2
9281228 Choi et al. Mar 2016 B2
9299650 Chi et al. Mar 2016 B1
9324659 Cho et al. Apr 2016 B2
9331002 Pagaila et al. May 2016 B2
9337116 Pagaila et al. May 2016 B2
9343387 Hsu et al. May 2016 B2
9373578 Choi et al. Jun 2016 B2
9378983 Choi et al. Jun 2016 B2
9379064 Oh et al. Jun 2016 B2
9390945 Lee et al. Jul 2016 B2
9391046 Park et al. Jul 2016 B2
9397074 Lee et al. Jul 2016 B1
9401347 Lee et al. Jul 2016 B2
9406552 Chen et al. Aug 2016 B2
9406579 Choi et al. Aug 2016 B2
9406636 Zhao et al. Aug 2016 B2
9406658 Lee et al. Aug 2016 B2
9478486 Kim et al. Oct 2016 B2
9484259 Lin et al. Nov 2016 B2
9502335 Lai et al. Nov 2016 B2
9508626 Pagaila et al. Nov 2016 B2
9559043 Ye Jan 2017 B2
9570381 Lu et al. Feb 2017 B2
9589910 Pagaila et al. Mar 2017 B2
9601369 Do et al. Mar 2017 B2
9613912 Scanlan Apr 2017 B2
9653407 Chen et al. May 2017 B2
9679881 Pagaila et al. Jun 2017 B2
9729059 Parto Aug 2017 B1
9754868 Chiang et al. Sep 2017 B2
9768144 Wu et al. Sep 2017 B2
9799621 Lee et al. Oct 2017 B2
9824923 Shariff et al. Nov 2017 B2
9824976 Cho Nov 2017 B1
9842808 Shin et al. Dec 2017 B2
9847324 Lin et al. Dec 2017 B2
9922917 Yu et al. Mar 2018 B2
9922955 Camacho et al. Mar 2018 B2
9966335 Cho et al. May 2018 B2
9984993 Shu et al. May 2018 B2
9991193 Essig et al. Jun 2018 B2
9997447 Chen et al. Jun 2018 B1
10032652 Hsu et al. Jul 2018 B2
10096578 Yeh et al. Oct 2018 B1
10111333 Yin et al. Oct 2018 B2
10115661 Doyle et al. Oct 2018 B2
10115701 Zhao et al. Oct 2018 B2
10157821 Liu Dec 2018 B1
10157887 Chen et al. Dec 2018 B2
10157890 Yu et al. Dec 2018 B2
10163867 Kim et al. Dec 2018 B2
10163876 Jeng et al. Dec 2018 B2
10177099 Gerber et al. Jan 2019 B2
10186467 Appelt et al. Jan 2019 B2
10193442 Parto Jan 2019 B2
10199320 Chiang et al. Feb 2019 B2
10211182 Meyer et al. Feb 2019 B2
10224301 Fang et al. Mar 2019 B2
10229859 Wang Mar 2019 B2
10229892 Appelt Mar 2019 B2
10256173 Wu et al. Apr 2019 B2
10269771 Lyu et al. Apr 2019 B2
10276382 Hunt et al. Apr 2019 B2
10297518 Lin et al. May 2019 B2
10297519 Lin May 2019 B2
10319507 Klesyk et al. Jun 2019 B2
10325868 Tsai Jun 2019 B2
10332862 Chen et al. Jun 2019 B2
10361150 Chung et al. Jul 2019 B2
10381300 Kao et al. Aug 2019 B2
10388598 Lu et al. Aug 2019 B2
10403609 Geissler et al. Sep 2019 B2
10410970 Chiu et al. Sep 2019 B1
10418314 Lu Sep 2019 B2
10446411 Chen et al. Oct 2019 B2
10453785 Shim et al. Oct 2019 B2
10453802 Hu Oct 2019 B2
10497635 Brazzle et al. Dec 2019 B2
10510703 Chi et al. Dec 2019 B2
10510720 Lin et al. Dec 2019 B2
10515806 Hunt et al. Dec 2019 B2
10515889 Lu Dec 2019 B2
10522476 Cheng et al. Dec 2019 B2
10535521 Hunt et al. Jan 2020 B2
10535597 Chen et al. Jan 2020 B2
10548249 Mokler et al. Jan 2020 B2
10553487 Zhao et al. Feb 2020 B2
10573624 Chen et al. Feb 2020 B2
10586751 Huang Mar 2020 B2
10602612 Hoang et al. Mar 2020 B1
10607955 Chiu et al. Mar 2020 B2
10629454 Yeh Apr 2020 B2
10629531 Lin Apr 2020 B2
10636756 Yang et al. Apr 2020 B2
11134570 Lu et al. Sep 2021 B2
11272618 Brazzle et al. Mar 2022 B2
11410977 Brazzle et al. Aug 2022 B2
20020089069 Lamson et al. Jul 2002 A1
20030053286 Masuda et al. Mar 2003 A1
20040124505 Mahle et al. Jul 2004 A1
20040201081 Joshi et al. Oct 2004 A1
20040222514 Crane, Jr. Nov 2004 A1
20040262774 Kang et al. Dec 2004 A1
20050095835 Humpston et al. May 2005 A1
20070114352 Victor R. Cruz et al. May 2007 A1
20070222044 Otremba Sep 2007 A1
20070246806 Ong et al. Oct 2007 A1
20070262346 Otremba et al. Nov 2007 A1
20070273049 Khan et al. Nov 2007 A1
20080122049 Zhao et al. May 2008 A1
20080128890 Choi et al. Jun 2008 A1
20100013064 Hsu Jan 2010 A1
20100133674 Hebert et al. Jun 2010 A1
20110013349 Morikita et al. Jan 2011 A1
20110115060 Chiu et al. May 2011 A1
20110177654 Lee et al. Jul 2011 A1
20110228507 Yin et al. Sep 2011 A1
20110241194 Chen et al. Oct 2011 A1
20110266699 Hilt et al. Nov 2011 A1
20110292632 Wen et al. Dec 2011 A1
20120025227 Chan et al. Feb 2012 A1
20120074532 Shih et al. Mar 2012 A1
20120139122 Honjo Jun 2012 A1
20120181689 Do et al. Jul 2012 A1
20120223428 Pendse Sep 2012 A1
20120273960 Park et al. Nov 2012 A1
20130015569 Anderson et al. Jan 2013 A1
20130127029 Lee et al. May 2013 A1
20130200527 Yang et al. Aug 2013 A1
20130214399 Joshi et al. Aug 2013 A1
20130234324 Cho et al. Sep 2013 A1
20130249051 Saye Sep 2013 A1
20130299971 Do et al. Nov 2013 A1
20130341786 Hsu et al. Dec 2013 A1
20140110860 Choi et al. Apr 2014 A1
20140124919 Huang et al. May 2014 A1
20140138807 Gowda et al. May 2014 A1
20140145319 Meinhold et al. May 2014 A1
20140151880 Kao et al. Jun 2014 A1
20140154843 Liu et al. Jun 2014 A1
20140159251 Marimuthu et al. Jun 2014 A1
20140251670 Sakai et al. Sep 2014 A1
20140264914 Meyer Sep 2014 A1
20140312503 Seo Oct 2014 A1
20140361423 Chi et al. Dec 2014 A1
20150061095 Choi et al. Mar 2015 A1
20150084206 Lin Mar 2015 A1
20150179570 Marimuthu et al. Jun 2015 A1
20150179626 Zhang et al. Jun 2015 A1
20150187710 Scanlan et al. Jul 2015 A1
20150255360 Hsu et al. Sep 2015 A1
20150279778 Camacho et al. Oct 2015 A1
20150279815 Do et al. Oct 2015 A1
20150325509 We et al. Nov 2015 A1
20150325516 Lin et al. Nov 2015 A1
20160035656 Haba et al. Feb 2016 A1
20160066406 Chen et al. Mar 2016 A1
20160071831 Lee et al. Mar 2016 A1
20160088754 Francis Mar 2016 A1
20160126176 Chang et al. May 2016 A1
20160150632 Viswanathan et al. May 2016 A1
20160276256 Chiang et al. Sep 2016 A1
20160284642 Ganesan et al. Sep 2016 A1
20160307799 Ho et al. Oct 2016 A1
20160322343 Scanlan Nov 2016 A1
20160329272 Geissler et al. Nov 2016 A1
20160343651 Rae et al. Nov 2016 A1
20170011936 Lin et al. Jan 2017 A1
20170062120 Yun et al. Mar 2017 A1
20170077039 Liao et al. Mar 2017 A1
20170077364 Renn et al. Mar 2017 A1
20170098610 Shim et al. Apr 2017 A1
20170110392 Lin et al. Apr 2017 A1
20170148746 Chiu et al. May 2017 A1
20170162476 Meyer et al. Jun 2017 A1
20170179041 Dias et al. Jun 2017 A1
20170179048 Moussaoui Jun 2017 A1
20170186702 Liang et al. Jun 2017 A1
20170221858 Yu et al. Aug 2017 A1
20170250172 Huang et al. Aug 2017 A1
20170256481 Chen et al. Sep 2017 A1
20170278807 Chiu et al. Sep 2017 A1
20170311447 Brazzle et al. Oct 2017 A1
20180052281 Kuo et al. Feb 2018 A1
20180061815 Fang et al. Mar 2018 A1
20180068970 Tanida et al. Mar 2018 A1
20180068983 Chang et al. Mar 2018 A1
20180076165 Aoki et al. Mar 2018 A1
20180090466 Hung Mar 2018 A1
20180102325 Yu et al. Apr 2018 A1
20180130774 Lin et al. May 2018 A1
20180138113 Chen et al. May 2018 A1
20180138131 Kawabata May 2018 A1
20180151485 Kao et al. May 2018 A1
20180158779 Yang et al. Jun 2018 A1
20180182704 Yeh Jun 2018 A1
20180261551 Lee et al. Sep 2018 A1
20180269708 Yeh Sep 2018 A1
20180297834 Renaud-Bezot et al. Oct 2018 A1
20180331018 Shim et al. Nov 2018 A1
20180331050 Chung et al. Nov 2018 A1
20180337130 Chang Chien et al. Nov 2018 A1
20180342484 Chiu et al. Nov 2018 A1
20180350766 Sato et al. Dec 2018 A1
20180374798 Lee et al. Dec 2018 A1
20180374833 Wong et al. Dec 2018 A1
20190013301 Cheah et al. Jan 2019 A1
20190019763 Chang et al. Jan 2019 A1
20190043819 Ho et al. Feb 2019 A1
20190051590 Fang et al. Feb 2019 A1
20190057940 Cheah et al. Feb 2019 A1
20190115319 Hiner et al. Apr 2019 A1
20190132983 Weis et al. May 2019 A1
20190139846 Lu May 2019 A1
20190139946 Kim et al. May 2019 A1
20190141834 Brazzle et al. May 2019 A1
20190148304 Gavagnin et al. May 2019 A1
20190206799 Keser et al. Jul 2019 A1
20190237374 Huang et al. Aug 2019 A1
20190252305 Peng et al. Aug 2019 A1
20190273044 Fu et al. Sep 2019 A1
20190304807 Baloglu et al. Oct 2019 A1
20190304865 Brazzle et al. Oct 2019 A1
20190304936 Shaul et al. Oct 2019 A1
20190319337 Yen Oct 2019 A1
20190355654 Xu et al. Nov 2019 A1
20190363423 Lu et al. Nov 2019 A1
20190371621 Darmawikarta et al. Dec 2019 A1
20190393140 Yeh et al. Dec 2019 A1
20200006089 Yu et al. Jan 2020 A1
20200006253 Cheah et al. Jan 2020 A1
20200006295 Yang et al. Jan 2020 A1
20200051927 Lin et al. Feb 2020 A1
20200075490 Sung et al. Mar 2020 A1
20200075562 Yu et al. Mar 2020 A1
20200083591 Hsieh et al. Mar 2020 A1
20200091059 Lin et al. Mar 2020 A1
20200105653 Elsherbini et al. Apr 2020 A1
20200111717 Gmunder et al. Apr 2020 A1
20200111748 Leitgeb Apr 2020 A1
20200120794 Somada et al. Apr 2020 A1
20200126921 Nair et al. Apr 2020 A1
20200144198 Lee et al. May 2020 A1
20200152372 Wei et al. May 2020 A1
20200152614 Brazzle et al. May 2020 A1
20200185293 Schmalzl et al. Jun 2020 A1
20200185330 Yu et al. Jun 2020 A1
20200205279 Ecton et al. Jun 2020 A1
20200211927 Wan et al. Jul 2020 A1
20210082790 Zhang et al. Mar 2021 A1
20210378098 Brazzle et al. Dec 2021 A1
20220255249 Kikuta Aug 2022 A1
Foreign Referenced Citations (24)
Number Date Country
101495014 Jul 2009 CN
102088241 Jun 2011 CN
201893335 Jul 2011 CN
203839367 Sep 2014 CN
104221145 Dec 2014 CN
104934391 Sep 2015 CN
107170718 Sep 2017 CN
109075151 Dec 2018 CN
110299329 Oct 2019 CN
110364491 Oct 2019 CN
111108598 May 2020 CN
111149201 May 2020 CN
0384927 Sep 1990 EP
2381472 Oct 2011 EP
3217774 Sep 2017 EP
S59-155154 Sep 1984 JP
20200010521 Jan 2020 KR
WO 2010067508 Jun 2010 WO
WO 2017189224 Nov 2017 WO
WO 2019066986 Apr 2019 WO
WO 2019066987 Apr 2019 WO
WO 2019132963 Jul 2019 WO
WO 2019132965 Jul 2019 WO
WO 2021124691 Jun 2021 WO
Non-Patent Literature Citations (19)
Entry
US 10,643,959 B2, 05/2020, Moussaouni et al. (withdrawn)
International Search Report and Written Opinion for International Application No. PCT/US2019/021908, dated Aug. 27, 2019, in 16 pages.
International Search Report and Written Opinion for application No. PCT/US2017/027047, dated Jun. 29, 2017, in 10 pages.
International Preliminary Report on Patentability for application No. PCT/US2017/027047, dated Oct. 30, 2018, in 7 pages.
International Preliminary Report on Patentability for application No. PCT/US2019/021908, dated Sep. 29, 2020, in 9 pages.
Final Office Action in U.S. Appl. No. 15/495,405, dated Oct. 18, 2018, in 17 pages.
Non-Final Office Action in U.S. Appl. No. 15/495,405, dated Apr. 5, 2018, in 12 pages.
Response in U.S. Appl. No. 15/495,405, filed Jun. 12, 2018, in 8 pages.
Office Action in Taiwan Application No. 106113400, dated Jul. 4, 2018, with concise statement of relevance, in 5 pages.
Response in Taiwan Application No. 106113400, filed Jan. 9, 2019, with English claims, in 4 pages.
Office Action in Taiwan Application No. 106113400, dated Jan. 16, 2019, in 10 pages.
Response in Taiwan Application No. 106113400, filed Apr. 3, 2019, with English claims, in 16 pages.
Office Action in Taiwan Application No. 106113400, dated Apr. 29, 2019, with English translation, in 4 pages.
Response to Communication Pursuant to Rules 161(1) and 162 EPC, with English Claims, in European Application No. 17719130.1, filed Jun. 3, 2019, in 24 pages.
Partial Search Report in European Application No. 21175552.5, dated Oct. 29, 2021, in 11 pages.
Office Action in Chinese Application No. 201780025431.5, dated Nov. 30, 2021.
“DW3316 Coupled Inductors for xDSL”, Document 232, revised Nov. 9, 2020, www.coilcraft.com, 1 page.
Office Action with English translation in Chinese Application No. 201780025431.5, dated Jul. 18, 2022.
Office Action in Chinese Application No. 201980000486.X, dated Sep. 20, 2022.
Related Publications (1)
Number Date Country
20210111084 A1 Apr 2021 US
Provisional Applications (1)
Number Date Country
62648835 Mar 2018 US
Continuations (2)
Number Date Country
Parent PCT/US2019/021908 Mar 2019 US
Child 17033245 US
Parent 16152182 Oct 2018 US
Child PCT/US2019/021908 US