Membership
Tour
Register
Log in
Analogue/digital conversion Digital/analogue conversion
Follow
Industry
CPC
H03M1/00
This industry / category may be too specific. Please go to a parent level for more data
Parent Industries
H
ELECTRICITY
H03
Electronic circuits
H03M
CODING DECODING CODE CONVERSION IN GENERAL
Current Industry
H03M1/00
Analogue/digital conversion Digital/analogue conversion
Sub Industries
H03M1/001
Analogue/digital/analogue conversion
H03M1/002
with means for saving power
H03M1/004
Reconfigurable analogue/digital or digital/analogue converters
H03M1/005
among different converters types
H03M1/007
among different resolutions
H03M1/008
among different conversion characteristics
H03M1/02
Reversible analogue/digital converters
H03M1/04
using stochastic techniques
H03M1/06
Continuously compensating for, or preventing, undesired influence of physical parameters
H03M1/0602
of deviations from the desired transfer characteristic
H03M1/0604
at one point, i.e. by adjusting a single reference value
H03M1/0607
Offset or drift compensation
H03M1/0609
at two points of the transfer characteristic, i.e. by adjusting two reference values
H03M1/0612
over the full range of the converter
H03M1/0614
of harmonic distortion
H03M1/0617
characterised by the use of methods or means not specific to a particular type of detrimental influence
H03M1/0619
by dividing out the errors
H03M1/0621
with auxiliary conversion of a value corresponding to the physical parameter(s) to be compensated for
H03M1/0624
by synchronisation
H03M1/0626
by filtering
H03M1/0629
Anti-aliasing
H03M1/0631
Smoothing
H03M1/0634
by averaging out the errors
H03M1/0636
in the amplitude domain
H03M1/0639
using dither
H03M1/0641
the dither being a random signal
H03M1/0643
in the spatial domain
H03M1/0646
by analogue redistribution among corresponding nodes of adjacent cells
H03M1/0648
by arranging the quantisation value generators in a non-sequential pattern layout
H03M1/0651
by selecting the quantisation value generators in a non-sequential order
H03M1/0653
the order being based on measuring the error
H03M1/0656
in the time domain
H03M1/0658
by calculating a running average of a number of subsequent samples
H03M1/066
by continuously permuting the elements used
H03M1/0663
using clocked averaging
H03M1/0665
using data dependent selection of the elements
H03M1/0668
the selection being based on the output of noise shaping circuits for each element
H03M1/067
using different permutation circuits for different parts of the digital signal
H03M1/0673
using random selection of the elements
H03M1/0675
using redundancy
H03M1/0678
using additional components or elements
H03M1/068
the original and additional components or elements being complementary to each other
H03M1/0682
using a differential network structure
H03M1/0685
using real and complementary patterns
H03M1/0687
using fault-tolerant coding
H03M1/069
by range overlap between successive stages or steps
H03M1/0692
using a diminished radix representation
H03M1/0695
using less than the maximum number of output states per stage
H03M1/0697
in time
H03M1/08
of noise
H03M1/0809
of bubble errors
H03M1/0818
of clock feed-through
H03M1/0827
of electromagnetic or electrostatic field noise
H03M1/0836
of phase error
H03M1/0845
of power supply variations
H03M1/0854
of quantisation noise
H03M1/0863
of switching transients
H03M1/0872
by disabling changes in the output during the transitions
H03M1/0881
by forcing a gradual change from one output level to the next
H03M1/089
of temperature variations
H03M1/10
Calibration or testing
H03M1/1004
without interrupting normal operation
H03M1/1009
Calibration
H03M1/1014
at one point of the transfer characteristic, i.e. by adjusting a single reference value
H03M1/1019
by storing a corrected or correction value in a digital look-up table
H03M1/1023
Offset correction
H03M1/1028
at two points of the transfer characteristic, i.e. by adjusting two reference values
H03M1/1033
over the full range of the converter
H03M1/1038
by storing corrected or correction values in one or more digital look-up tables
H03M1/1042
the look-up table containing corrected values for replacing the original digital values
H03M1/1047
using an auxiliary digital/analogue converter for adding the correction values to the analogue signal
H03M1/1052
using two or more look-up tables each corresponding to a different type of error
H03M1/1057
by trimming
H03M1/1061
using digitally programmable trimming circuits
H03M1/1066
Mechanical or optical alignment
H03M1/1071
Measuring or testing
H03M1/1076
Detection or location of converter hardware failure
H03M1/108
Converters having special provisions for facilitating access for testing purposes
H03M1/1085
using domain transforms
H03M1/109
for dc performance
H03M1/1095
for ac performance
H03M1/12
Analogue/digital converters
H03M1/1205
Multiplexed conversion systems
H03M1/121
Interleaved
H03M1/1215
using time-division multiplexing
H03M1/122
Shared
H03M1/1225
using time-division multiplexing
H03M1/123
Simultaneous
H03M1/1235
Non-linear conversion not otherwise provided for in subgroups of H03M1/12
H03M1/124
Sampling or signal conditioning arrangements specially adapted for A/D converters
H03M1/1245
Details of sampling arrangements or methods
H03M1/125
Asynchronous operation
H03M1/1255
Synchronisation of the sampling frequency or phase to the input frequency or phase
H03M1/126
Multi-rate systems
H03M1/1265
Non-uniform sampling
H03M1/127
at intervals varying with the rate of change of the input signal
H03M1/1275
at extreme values only
H03M1/128
at random intervals
H03M1/1285
Synchronous circular sampling
H03M1/129
Means for adapting the input signal to the range the converter can handle
H03M1/1295
Clamping
H03M1/14
Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit
H03M1/141
in which at least one step is of the folding type; Folding stages therefore
H03M1/142
the reference generators for the steps being arranged in a common two-dimensional array
H03M1/143
in pattern-reading type converters
H03M1/144
the steps being performed sequentially in a single stage
H03M1/145
the steps being performed sequentially in series-connected stages
H03M1/146
all stages being simultaneous converters
H03M1/147
at least two of which share a common reference generator
H03M1/148
the reference generator being arranged in a two-dimensional array
H03M1/16
with scale factor modification
H03M1/161
in pattern-reading type converters
H03M1/162
the steps being performed sequentially in a single stage
H03M1/164
the steps being performed sequentially in series-connected stages
H03M1/165
in which two or more residues with respect to different reference levels in a stage are used as input signals for the next stage
H03M1/167
all stages comprising simultaneous converters
H03M1/168
and delivering the same number of bits
H03M1/18
Automatic control for modifying the range of signals the converter can handle
H03M1/181
in feedback mode
H03M1/182
the feedback signal controlling the reference levels of the analogue/digital converter
H03M1/183
the feedback signal controlling the gain of an amplifier or attenuator preceding the analogue/digital converter
H03M1/185
the determination of the range being based on more than one digital output value
H03M1/186
in feedforward mode
H03M1/187
using an auxiliary analogue/digital converter
H03M1/188
Multi-path
H03M1/20
Increasing resolution using an n bit system to obtain n + m bits
H03M1/201
by dithering
H03M1/202
by interpolation
H03M1/203
using an analogue interpolation circuit
H03M1/204
in which one or more virtual intermediate reference signals are generated between adjacent original reference signals
H03M1/205
using resistor strings for redistribution of the original reference signals or signals derived therefrom
H03M1/206
using a logic interpolation circuit
H03M1/207
using a digital interpolation circuit
H03M1/208
by prediction
H03M1/22
Pattern-reading type
H03M1/24
using relatively movable reader and disc or strip
H03M1/245
Constructional details of parts relevant to the encoding mechanism
H03M1/26
with weighted coding, i.e. the weight given to a digit depends on the position of the digit within the block or code word
H03M1/28
with non-weighted coding
H03M1/282
of the pattern-shifting type
H03M1/285
of the unit Hamming distance type
H03M1/287
using gradually changing slit width or pitch within one track; using plural tracks having slightly different pitches
H03M1/30
incremental
H03M1/301
Constructional details of parts relevant to the encoding mechanism
H03M1/303
Circuits or methods for processing the quadrature signals
H03M1/305
for detecting the direction of movement
H03M1/306
for waveshaping
H03M1/308
with additional pattern means for determining the absolute position
H03M1/32
using cathode-ray tubes or analoguous two-dimensional deflection systems
H03M1/34
Analogue value compared with reference values
H03M1/345
for direct conversion to a residue number representation
H03M1/36
simultaneously only
H03M1/361
having a separate comparator and reference value for each quantisation level
H03M1/362
the reference values being generated by a resistive voltage divider
H03M1/363
the voltage divider taps being held in a floating state
H03M1/365
the voltage divider being a single resistor string
H03M1/366
using current mode circuits
H03M1/367
Non-linear conversion
H03M1/368
having a single comparator per bit
H03M1/38
sequentially only
H03M1/40
recirculation type
H03M1/403
using switched capacitors
H03M1/406
using current mode circuits
H03M1/42
Sequential comparisons in series-connected stages with no change in value of analogue signal
H03M1/44
Sequential comparisons in series-connected stages with change in value of analogue signal
H03M1/442
using switched capacitors
H03M1/445
the stages being of the folding type
H03M1/447
using current mode circuits
H03M1/46
with digital/analogue converter for supplying reference values to converter
H03M1/462
Details of the control circuitry
H03M1/464
Non-linear conversion
H03M1/466
using switched capacitors
H03M1/468
in which the input S/H circuit is merged with the feedback DAC array
H03M1/48
Servo-type converters
H03M1/485
for position encoding
H03M1/50
with intermediate conversion to time interval
H03M1/502
using tapped delay lines
H03M1/504
using pulse width modulation
H03M1/506
the pulse width modulator being of the charge-balancing type
H03M1/508
the pulse width modulator being of the self-oscillating type
H03M1/52
Input signal integrated with linear return to datum
H03M1/54
Input signal sampled and held with linear return to datum
H03M1/56
Input signal compared with linear ramp
H03M1/58
Non-linear conversion
H03M1/60
with intermediate conversion to frequency of pulses
H03M1/62
Non-linear conversion
H03M1/64
with intermediate conversion to phase of sinusoidal or similar periodical signals
H03M1/645
for position encoding
H03M1/66
Digital/analogue converters
H03M1/661
Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal
H03M1/662
Multiplexed conversion systems
H03M1/664
Non-linear conversion not otherwise provided for in subgroups of H03M1/66
H03M1/665
with intermediate conversion to phase of sinusoidal or similar periodical signals
H03M1/667
Recirculation type
H03M1/668
Servo-type converters
H03M1/68
with conversions of different sensitivity
H03M1/682
both converters being of the unary decoded type
H03M1/685
the quantisation value generators of both converters being arranged in a common two-dimensional array
H03M1/687
Segmented
H03M1/70
Automatic control for modifying converter range
H03M1/72
Sequential conversion in series-connected stages
H03M1/74
Simultaneous conversion
H03M1/742
using current sources as quantisation value generators
H03M1/745
with weighted currents
H03M1/747
with equal currents which are switched by unary decoded digital signals
H03M1/76
using switching tree
H03M1/765
using a single level of switches which are controlled by unary decoded digital signals
H03M1/78
using ladder network
H03M1/785
using resistors
H03M1/80
using weighted impedances
H03M1/802
using capacitors
H03M1/804
with charge redistribution
H03M1/806
with equally weighted capacitors which are switched by unary decoded digital signals
H03M1/808
using resistors
H03M1/82
with intermediate conversion to time interval
H03M1/822
using pulse width modulation
H03M1/825
by comparing the input signal with a digital ramp signal
H03M1/827
in which the total pulse width is distributed over multiple shorter pulse widths
H03M1/84
Non-linear conversion
H03M1/86
with intermediate conversion to frequency of pulses
H03M1/88
Non-linear conversion
Industries
Overview
Organizations
People
Information
Impact
Please log in for detailed analytics
Patents Grants
last 30 patents
Information
Patent Grant
Decoder for a receiver
Patent number
12,235,366
Issue date
Feb 25, 2025
Qinetiq Limited
Malcolm David Macleod
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Error detection and classification at a host device
Patent number
12,237,844
Issue date
Feb 25, 2025
Micron Technology, Inc.
Aaron P. Boehm
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Ultra-wideband method and apparatus
Patent number
12,237,865
Issue date
Feb 25, 2025
DecaWave, Ltd.
Michael McLaughlin
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Resource mapping method and device
Patent number
12,238,022
Issue date
Feb 25, 2025
Datang Mobile Communications Equipment Co., Ltd.
Yanping Xing
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Data reconstruction method based on erasure coding, an apparatus, a...
Patent number
12,235,723
Issue date
Feb 25, 2025
INSPUR SUZHOU INTELLIGENT TECHNOLOGY CO., LTD
Qinghai Wang
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Source follower circuitry including phase shift circuitry
Patent number
12,237,829
Issue date
Feb 25, 2025
Xilinx, Inc.
Abhirup Lahiri
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Devices and methods for constructing polar like codes
Patent number
12,237,845
Issue date
Feb 25, 2025
Samsung Electronics Co., Ltd.
Samir Kumar Mishra
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Systems and methods for balancing remote oil and gas equipment
Patent number
12,237,873
Issue date
Feb 25, 2025
Strong Force IoT Portfolio 2016, LLC
Charles Howard Cella
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Beam information for independent links
Patent number
12,237,994
Issue date
Feb 25, 2025
QUALCOMM Incorporated
Tao Luo
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Control information for a wirelessly-transmitted data stream
Patent number
12,238,356
Issue date
Feb 25, 2025
HyperX Logic, Inc.
Colleen J. McGinn
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Temperature-sensing circuit and operating method thereof
Patent number
12,235,169
Issue date
Feb 25, 2025
Winbond Electronics Corp.
Ju-An Chiang
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Apparatuses and methods for fast analog-to-digital conversion
Patent number
12,237,842
Issue date
Feb 25, 2025
Samsung Electronics Co., Ltd.
Daesik Moon
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Time interleaved phased array receivers
Patent number
12,237,857
Issue date
Feb 25, 2025
Adesto Technologies Corporation
Cormac O'Sullivan
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Quantum code with pairwise checks
Patent number
12,236,319
Issue date
Feb 25, 2025
Microsoft Technology Licensing, LLC
Matthew Hastings
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
DWA circuit and DA conversion apparatus
Patent number
12,237,847
Issue date
Feb 25, 2025
Asahi Kasei Microdevices Corporation
Daisuke Matsuoka
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Position detection by an inductive position sensor
Patent number
12,235,137
Issue date
Feb 25, 2025
B&R INDUSTRIAL AUTOMATION GMBH
Florian Höller
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Comparator and analog-to-digital converter
Patent number
12,237,843
Issue date
Feb 25, 2025
NO. 24 RESEARCH INSTITUTE OF CHINA ELECTRONICS TECHNOLOGY GROUP CORPORATION
Daiguo Xu
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Systems for error reduction of encoded data using neural networks
Patent number
12,237,846
Issue date
Feb 25, 2025
Micron Technology, Inc.
Fa-Long Luo
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Intelligent operation scheduling based on latency of operations
Patent number
12,229,402
Issue date
Feb 18, 2025
PURE STORAGE, INC.
John D. Davis
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Integrity check device for safety sensitive data and electronic dev...
Patent number
12,229,001
Issue date
Feb 18, 2025
Samsung Electronics Co., Ltd.
Dongsik Cho
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Current generation architecture for an implantable stimulator device
Patent number
12,231,139
Issue date
Feb 18, 2025
Boston Scientific Neuromodulation Corporation
Pujitha Weerakoon
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Radio transmitter providing an analog signal with both radio freque...
Patent number
12,231,143
Issue date
Feb 18, 2025
Analog Devices International Unlimited Company
Mark Cope
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Systems and methods for digital signal synthesis with variable samp...
Patent number
12,231,145
Issue date
Feb 18, 2025
Mixed-Signal Devices Inc.
Tommy Yu
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Acceleration of S-polar ECC throughput by scheduler
Patent number
12,231,148
Issue date
Feb 18, 2025
Samsung Electronics Co., Ltd.
Amit Berman
B60 - VEHICLES IN GENERAL
Information
Patent Grant
Method, apparatus, and device for decoding error correction code, a...
Patent number
12,231,149
Issue date
Feb 18, 2025
TONGXIN MICROELECTRONICS CO., LTD.
Sen Chai
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Systems and methods for peer-to-peer single use access token
Patent number
12,231,569
Issue date
Feb 18, 2025
AXS Group LLC
Michael J. Rojas
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Secure transmission and authentication of a user credential
Patent number
12,229,230
Issue date
Feb 18, 2025
FMR LLC
Luke Paxton
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Method and non-transitory computer-readable storage medium and appa...
Patent number
12,231,146
Issue date
Feb 18, 2025
Silicon Motion, Inc.
Duen-Yih Teng
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Nanosecond pulser ADC system
Patent number
12,230,477
Issue date
Feb 18, 2025
Eagle Harbor Technologies, Inc.
Kenneth Miller
H01 - BASIC ELECTRIC ELEMENTS
Information
Patent Grant
Acceleration of in-memory-compute arrays
Patent number
12,230,361
Issue date
Feb 18, 2025
Apple Inc.
Paolo Di Febbo
G11 - INFORMATION STORAGE
Patents Applications
last 30 patents
Information
Patent Application
COMPACT PHOTONIC PROCESSOR ARCHITECTURE
Publication number
20250068207
Publication date
Feb 27, 2025
Lightmatter, Inc
Nicholas C. Harris
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Application
JOINT POLAR ENCODING OF MULTIPLE PAYLOADS WITH UNEQUAL ERROR PROTEC...
Publication number
20250070919
Publication date
Feb 27, 2025
QUALCOMM Incorporated
Yi HUANG
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
DIGITAL-TO-ANALOG CONVERTER
Publication number
20250070793
Publication date
Feb 27, 2025
Analog Devices International Unlimited Company
Roderick MCLACHLAN
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
VOLTAGE MONITORING OF SWITCHING DRIVERS
Publication number
20250070795
Publication date
Feb 27, 2025
Cirrus Logic International Semiconductor Ltd.
Ross C. MORGAN
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
PULSE TRANSMISSION CIRCUIT, SIGNAL TRANSMISSION DEVICE, AND ELECTRO...
Publication number
20250070777
Publication date
Feb 27, 2025
Rohm Co., Ltd.
Shingo HASHIGUCHI
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
DECODING DEVICE, CONTROL CIRCUIT, AND CHECK MATRIX GENERATION METHOD
Publication number
20250070799
Publication date
Feb 27, 2025
Mitsubishi Electric Corporation
Takahiko Nakamura
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
SYSTEMS AND METHODS FOR IRREGULAR ERROR CORRECTION CODE CONSTRUCTIO...
Publication number
20250070798
Publication date
Feb 27, 2025
SK Hynix NAND Product Solutions Corp. (dba Solidigm)
Young Hoon Ji
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
LDPC ENCODING AND DECODING METHOD AND RELATED APPARATUS
Publication number
20250070800
Publication date
Feb 27, 2025
Huawei Technologies Co., Ltd
Wei LIN
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
OPTIMIZED CODE-SPLIT SYMBOL CONSTELLATIONS
Publication number
20250070917
Publication date
Feb 27, 2025
Hughes Network Systems, LLC
Mustafa Eroz
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
DATA SECURITY FOR NETWORKS COMBINING ENCRYPTION WITH ERROR CORRECTION
Publication number
20250070989
Publication date
Feb 27, 2025
Cisco Technology, Inc.
Scott Roy Fluhrer
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
DIGITAL-TO-ANALOG CONVERSION
Publication number
20250070794
Publication date
Feb 27, 2025
Samsung Electronics Co., Ltd.
Byungwoo Koo
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
OPTIMIZATIONS OF MEMORY-UTILIZATION AND PCM PROCESSING SCHEDULES FO...
Publication number
20250070797
Publication date
Feb 27, 2025
TANNERA TECHNOLOGIES DOO
Vladimir Petrovic
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
ENCODING METHOD, DECODING METHOD, AND APPARATUS
Publication number
20250070801
Publication date
Feb 27, 2025
Huawei Technologies Co., Ltd
Xianbin Wang
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
INPUT COMMON-MODE COMPENSATION CIRCUIT AND METHOD AND PIPELINED ANA...
Publication number
20250070791
Publication date
Feb 27, 2025
Chongqing GigaChip Technology Co., Ltd.
Yizhou Wang
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
SUCCESSIVE APPROXIMATION REGISTER ANALOG-TO-DIGITAL CONVERTER AND O...
Publication number
20250070792
Publication date
Feb 27, 2025
REALTEK SEMICONDUCTOR CORPORATION
WEI-CIAN HONG
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
RECOVERING SCRAMBLING SEQUENCE INITIALIZATION FROM FROZEN BITS OF A...
Publication number
20250070802
Publication date
Feb 27, 2025
VIAVI SOLUTIONS INC.
Onur DIZDAR
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
DYNAMIC CAPACITANCE-TO-VOLVAGE OFFSET CANCELLATION
Publication number
20250070735
Publication date
Feb 27, 2025
InvenSense, Inc.
Federico Mazzarella
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
MEMORY DEVICE, MEMORY MODULE INCLUDING THE MEMORY DEVICE, AND OPERA...
Publication number
20250060913
Publication date
Feb 20, 2025
Samsung Electronics Co., Ltd.
DEOKHO SEO
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Application
WIRED COMMUNICATION RECEIVER WITH DC LEVEL SHIFT
Publication number
20250062772
Publication date
Feb 20, 2025
REALTEK SEMICONDUCTOR CORPORATION
JIAN-RU LIN
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
FAST CONVERGING LOW-DENSITY PARITY-CHECK TECHNIQUES
Publication number
20250062857
Publication date
Feb 20, 2025
QUALCOMM Incorporated
Pinar SEN
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
ANALOGUE TO DIGITAL CONVERTER
Publication number
20250062773
Publication date
Feb 20, 2025
BAE Systems plc
Philip Charles Jarrett PRING
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
METHODS AND APPARATUS FOR INFORMATION AND DATA TRANSMISSION
Publication number
20250062779
Publication date
Feb 20, 2025
ZTE Corporation
Chulong LIANG
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
CONFIGURABLE CACHE FOR COHERENT SYSTEM
Publication number
20250060873
Publication date
Feb 20, 2025
TEXAS INSTRUMENTS INCORPORATED
Kai CHIRCA
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Application
RESOURCE EFFICIENT LIST DECODING OPERATIONS
Publication number
20250062780
Publication date
Feb 20, 2025
QUALCOMM Incorporated
Yevgeny Zagalsky
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
Method and Apparatus for Monitoring Nasal Breathing
Publication number
20250062734
Publication date
Feb 20, 2025
Apple Inc.
Ido Luft
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
SYSTEMS AND METHODS FOR PROVIDING AN ANALOG OUTPUT SIGNAL USING A C...
Publication number
20250062728
Publication date
Feb 20, 2025
Maxim Integrated Products, Inc.
Arman Hematy
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
COMMUNICATON DEVICE WITH LOW DENSITY PARITY CHECK ROTATOR, AND METH...
Publication number
20250062781
Publication date
Feb 20, 2025
Accelercomm Limited
Robert G. Maunder
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
QUADRATURE NOISE SHAPINGSAR ADC AND OPERATION METHOD THEREOF
Publication number
20250055469
Publication date
Feb 13, 2025
Samsung Electronics Co., Ltd.
JONGMI LEE
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
LIFTING SCHEMES FOR LOW-DENSITY PARITY-CHECK CODES
Publication number
20250055481
Publication date
Feb 13, 2025
QUALCOMM Incorporated
Wei YANG
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
GENERALIZED HIERARCHICAL CONCATENATED CODES WITH FIXED DIMENSION AN...
Publication number
20250055483
Publication date
Feb 13, 2025
Samsung Elecronics Co., Ltd.
Ariel DOUBCHAK
H03 - BASIC ELECTRONIC CIRCUITRY