Membership
Tour
Register
Log in
Analogue/digital conversion Digital/analogue conversion
Follow
Industry
CPC
H03M1/00
This industry / category may be too specific. Please go to a parent level for more data
Parent Industries
H
ELECTRICITY
H03
Electronic circuits
H03M
CODING DECODING CODE CONVERSION IN GENERAL
Current Industry
H03M1/00
Analogue/digital conversion Digital/analogue conversion
Sub Industries
H03M1/001
Analogue/digital/analogue conversion
H03M1/002
with means for saving power
H03M1/004
Reconfigurable analogue/digital or digital/analogue converters
H03M1/005
among different converters types
H03M1/007
among different resolutions
H03M1/008
among different conversion characteristics
H03M1/02
Reversible analogue/digital converters
H03M1/04
using stochastic techniques
H03M1/06
Continuously compensating for, or preventing, undesired influence of physical parameters
H03M1/0602
of deviations from the desired transfer characteristic
H03M1/0604
at one point, i.e. by adjusting a single reference value
H03M1/0607
Offset or drift compensation
H03M1/0609
at two points of the transfer characteristic, i.e. by adjusting two reference values
H03M1/0612
over the full range of the converter
H03M1/0614
of harmonic distortion
H03M1/0617
characterised by the use of methods or means not specific to a particular type of detrimental influence
H03M1/0619
by dividing out the errors
H03M1/0621
with auxiliary conversion of a value corresponding to the physical parameter(s) to be compensated for
H03M1/0624
by synchronisation
H03M1/0626
by filtering
H03M1/0629
Anti-aliasing
H03M1/0631
Smoothing
H03M1/0634
by averaging out the errors
H03M1/0636
in the amplitude domain
H03M1/0639
using dither
H03M1/0641
the dither being a random signal
H03M1/0643
in the spatial domain
H03M1/0646
by analogue redistribution among corresponding nodes of adjacent cells
H03M1/0648
by arranging the quantisation value generators in a non-sequential pattern layout
H03M1/0651
by selecting the quantisation value generators in a non-sequential order
H03M1/0653
the order being based on measuring the error
H03M1/0656
in the time domain
H03M1/0658
by calculating a running average of a number of subsequent samples
H03M1/066
by continuously permuting the elements used
H03M1/0663
using clocked averaging
H03M1/0665
using data dependent selection of the elements
H03M1/0668
the selection being based on the output of noise shaping circuits for each element
H03M1/067
using different permutation circuits for different parts of the digital signal
H03M1/0673
using random selection of the elements
H03M1/0675
using redundancy
H03M1/0678
using additional components or elements
H03M1/068
the original and additional components or elements being complementary to each other
H03M1/0682
using a differential network structure
H03M1/0685
using real and complementary patterns
H03M1/0687
using fault-tolerant coding
H03M1/069
by range overlap between successive stages or steps
H03M1/0692
using a diminished radix representation
H03M1/0695
using less than the maximum number of output states per stage
H03M1/0697
in time
H03M1/08
of noise
H03M1/0809
of bubble errors
H03M1/0818
of clock feed-through
H03M1/0827
of electromagnetic or electrostatic field noise
H03M1/0836
of phase error
H03M1/0845
of power supply variations
H03M1/0854
of quantisation noise
H03M1/0863
of switching transients
H03M1/0872
by disabling changes in the output during the transitions
H03M1/0881
by forcing a gradual change from one output level to the next
H03M1/089
of temperature variations
H03M1/10
Calibration or testing
H03M1/1004
without interrupting normal operation
H03M1/1009
Calibration
H03M1/1014
at one point of the transfer characteristic, i.e. by adjusting a single reference value
H03M1/1019
by storing a corrected or correction value in a digital look-up table
H03M1/1023
Offset correction
H03M1/1028
at two points of the transfer characteristic, i.e. by adjusting two reference values
H03M1/1033
over the full range of the converter
H03M1/1038
by storing corrected or correction values in one or more digital look-up tables
H03M1/1042
the look-up table containing corrected values for replacing the original digital values
H03M1/1047
using an auxiliary digital/analogue converter for adding the correction values to the analogue signal
H03M1/1052
using two or more look-up tables each corresponding to a different type of error
H03M1/1057
by trimming
H03M1/1061
using digitally programmable trimming circuits
H03M1/1066
Mechanical or optical alignment
H03M1/1071
Measuring or testing
H03M1/1076
Detection or location of converter hardware failure
H03M1/108
Converters having special provisions for facilitating access for testing purposes
H03M1/1085
using domain transforms
H03M1/109
for dc performance
H03M1/1095
for ac performance
H03M1/12
Analogue/digital converters
H03M1/1205
Multiplexed conversion systems
H03M1/121
Interleaved
H03M1/1215
using time-division multiplexing
H03M1/122
Shared
H03M1/1225
using time-division multiplexing
H03M1/123
Simultaneous
H03M1/1235
Non-linear conversion not otherwise provided for in subgroups of H03M1/12
H03M1/124
Sampling or signal conditioning arrangements specially adapted for A/D converters
H03M1/1245
Details of sampling arrangements or methods
H03M1/125
Asynchronous operation
H03M1/1255
Synchronisation of the sampling frequency or phase to the input frequency or phase
H03M1/126
Multi-rate systems
H03M1/1265
Non-uniform sampling
H03M1/127
at intervals varying with the rate of change of the input signal
H03M1/1275
at extreme values only
H03M1/128
at random intervals
H03M1/1285
Synchronous circular sampling
H03M1/129
Means for adapting the input signal to the range the converter can handle
H03M1/1295
Clamping
H03M1/14
Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit
H03M1/141
in which at least one step is of the folding type; Folding stages therefore
H03M1/142
the reference generators for the steps being arranged in a common two-dimensional array
H03M1/143
in pattern-reading type converters
H03M1/144
the steps being performed sequentially in a single stage
H03M1/145
the steps being performed sequentially in series-connected stages
H03M1/146
all stages being simultaneous converters
H03M1/147
at least two of which share a common reference generator
H03M1/148
the reference generator being arranged in a two-dimensional array
H03M1/16
with scale factor modification
H03M1/161
in pattern-reading type converters
H03M1/162
the steps being performed sequentially in a single stage
H03M1/164
the steps being performed sequentially in series-connected stages
H03M1/165
in which two or more residues with respect to different reference levels in a stage are used as input signals for the next stage
H03M1/167
all stages comprising simultaneous converters
H03M1/168
and delivering the same number of bits
H03M1/18
Automatic control for modifying the range of signals the converter can handle
H03M1/181
in feedback mode
H03M1/182
the feedback signal controlling the reference levels of the analogue/digital converter
H03M1/183
the feedback signal controlling the gain of an amplifier or attenuator preceding the analogue/digital converter
H03M1/185
the determination of the range being based on more than one digital output value
H03M1/186
in feedforward mode
H03M1/187
using an auxiliary analogue/digital converter
H03M1/188
Multi-path
H03M1/20
Increasing resolution using an n bit system to obtain n + m bits
H03M1/201
by dithering
H03M1/202
by interpolation
H03M1/203
using an analogue interpolation circuit
H03M1/204
in which one or more virtual intermediate reference signals are generated between adjacent original reference signals
H03M1/205
using resistor strings for redistribution of the original reference signals or signals derived therefrom
H03M1/206
using a logic interpolation circuit
H03M1/207
using a digital interpolation circuit
H03M1/208
by prediction
H03M1/22
Pattern-reading type
H03M1/24
using relatively movable reader and disc or strip
H03M1/245
Constructional details of parts relevant to the encoding mechanism
H03M1/26
with weighted coding, i.e. the weight given to a digit depends on the position of the digit within the block or code word
H03M1/28
with non-weighted coding
H03M1/282
of the pattern-shifting type
H03M1/285
of the unit Hamming distance type
H03M1/287
using gradually changing slit width or pitch within one track; using plural tracks having slightly different pitches
H03M1/30
incremental
H03M1/301
Constructional details of parts relevant to the encoding mechanism
H03M1/303
Circuits or methods for processing the quadrature signals
H03M1/305
for detecting the direction of movement
H03M1/306
for waveshaping
H03M1/308
with additional pattern means for determining the absolute position
H03M1/32
using cathode-ray tubes or analoguous two-dimensional deflection systems
H03M1/34
Analogue value compared with reference values
H03M1/345
for direct conversion to a residue number representation
H03M1/36
simultaneously only
H03M1/361
having a separate comparator and reference value for each quantisation level
H03M1/362
the reference values being generated by a resistive voltage divider
H03M1/363
the voltage divider taps being held in a floating state
H03M1/365
the voltage divider being a single resistor string
H03M1/366
using current mode circuits
H03M1/367
Non-linear conversion
H03M1/368
having a single comparator per bit
H03M1/38
sequentially only
H03M1/40
recirculation type
H03M1/403
using switched capacitors
H03M1/406
using current mode circuits
H03M1/42
Sequential comparisons in series-connected stages with no change in value of analogue signal
H03M1/44
Sequential comparisons in series-connected stages with change in value of analogue signal
H03M1/442
using switched capacitors
H03M1/445
the stages being of the folding type
H03M1/447
using current mode circuits
H03M1/46
with digital/analogue converter for supplying reference values to converter
H03M1/462
Details of the control circuitry
H03M1/464
Non-linear conversion
H03M1/466
using switched capacitors
H03M1/468
in which the input S/H circuit is merged with the feedback DAC array
H03M1/48
Servo-type converters
H03M1/485
for position encoding
H03M1/50
with intermediate conversion to time interval
H03M1/502
using tapped delay lines
H03M1/504
using pulse width modulation
H03M1/506
the pulse width modulator being of the charge-balancing type
H03M1/508
the pulse width modulator being of the self-oscillating type
H03M1/52
Input signal integrated with linear return to datum
H03M1/54
Input signal sampled and held with linear return to datum
H03M1/56
Input signal compared with linear ramp
H03M1/58
Non-linear conversion
H03M1/60
with intermediate conversion to frequency of pulses
H03M1/62
Non-linear conversion
H03M1/64
with intermediate conversion to phase of sinusoidal or similar periodical signals
H03M1/645
for position encoding
H03M1/66
Digital/analogue converters
H03M1/661
Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal
H03M1/662
Multiplexed conversion systems
H03M1/664
Non-linear conversion not otherwise provided for in subgroups of H03M1/66
H03M1/665
with intermediate conversion to phase of sinusoidal or similar periodical signals
H03M1/667
Recirculation type
H03M1/668
Servo-type converters
H03M1/68
with conversions of different sensitivity
H03M1/682
both converters being of the unary decoded type
H03M1/685
the quantisation value generators of both converters being arranged in a common two-dimensional array
H03M1/687
Segmented
H03M1/70
Automatic control for modifying converter range
H03M1/72
Sequential conversion in series-connected stages
H03M1/74
Simultaneous conversion
H03M1/742
using current sources as quantisation value generators
H03M1/745
with weighted currents
H03M1/747
with equal currents which are switched by unary decoded digital signals
H03M1/76
using switching tree
H03M1/765
using a single level of switches which are controlled by unary decoded digital signals
H03M1/78
using ladder network
H03M1/785
using resistors
H03M1/80
using weighted impedances
H03M1/802
using capacitors
H03M1/804
with charge redistribution
H03M1/806
with equally weighted capacitors which are switched by unary decoded digital signals
H03M1/808
using resistors
H03M1/82
with intermediate conversion to time interval
H03M1/822
using pulse width modulation
H03M1/825
by comparing the input signal with a digital ramp signal
H03M1/827
in which the total pulse width is distributed over multiple shorter pulse widths
H03M1/84
Non-linear conversion
H03M1/86
with intermediate conversion to frequency of pulses
H03M1/88
Non-linear conversion
Industries
Overview
Organizations
People
Information
Impact
Please log in for detailed analytics
Patents Grants
last 30 patents
Information
Patent Grant
Incremental delta modulation for analog to digital converter signal...
Patent number
12,212,329
Issue date
Jan 28, 2025
Avago Technologies International Sales Pte. Limited
Kareem Abdelghani Ibraheem Mohamed Ragab
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Reference-ripple compensation technique for SAR ADC
Patent number
12,212,335
Issue date
Jan 28, 2025
Avago Technologies International Sales Pte. Limited
Xin Meng
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Decoding FEC codewords using LDPC codes defined by a parity check m...
Patent number
12,212,341
Issue date
Jan 28, 2025
MARVELL ASIA PTE. LTD.
Damian Alfonso Morero
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Hard decoding methods in data storage devices
Patent number
12,210,412
Issue date
Jan 28, 2025
Kioxia Corporation
Avi Steiner
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Recovering a data chunk from a portion of a set of encoded data slices
Patent number
12,212,623
Issue date
Jan 28, 2025
PURE STORAGE, INC.
Jason K. Resch
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Independent communication pathways
Patent number
12,212,624
Issue date
Jan 28, 2025
PURE STORAGE, INC.
John Hayes
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Techniques for generating and using longer low-density parity check...
Patent number
12,212,413
Issue date
Jan 28, 2025
QUALCOMM Incorporated
Kanke Wu
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Voltage regulator with pulse frequency control
Patent number
12,212,237
Issue date
Jan 28, 2025
Apple Inc.
Michael Couleur
H02 - GENERATION CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
Information
Patent Grant
Analog-to-digital convertors positioned on a single semiconductor die
Patent number
12,212,331
Issue date
Jan 28, 2025
Texas Instruments Incorporated
Christy Leigh She
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Digital-to-analog conversion apparatus and method having signal cal...
Patent number
12,212,332
Issue date
Jan 28, 2025
Realtek Semiconductor Corporation
Hsuan-Ting Ho
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Error correction circuit, memory system, and error correction method
Patent number
12,212,339
Issue date
Jan 28, 2025
Samsung Electronics Co., Ltd.
Myungkyu Lee
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Current sensor configuration and calibration
Patent number
12,210,083
Issue date
Jan 28, 2025
Texas Instruments Incorporated
Erick Macias
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Decoding errors using quantum subspace expansion
Patent number
12,210,936
Issue date
Jan 28, 2025
Google LLC
Jarrod Ryan McClean
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Control circuit for an electric motor and controlling method thereof
Patent number
12,212,260
Issue date
Jan 28, 2025
Etel SA
Gabriele Gualco
H02 - GENERATION CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
Information
Patent Grant
Circuit for SAR ADC
Patent number
12,212,333
Issue date
Jan 28, 2025
Realtek Semiconductor Corporation
Shih-Hsiung Huang
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
ECC optimization
Patent number
12,212,337
Issue date
Jan 28, 2025
Xilinx, Inc.
Kumar Rahul
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Ultrasonic fingerprint detection device and electronic device
Patent number
12,211,309
Issue date
Jan 28, 2025
HUIKE (SINGAPORE) HOLDING PTE.LTD.
Canhong Du
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Non-stalling, non-blocking translation lookaside buffer invalidation
Patent number
12,210,459
Issue date
Jan 28, 2025
Texas Instruments Incorporated
Daniel Brad Wu
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Successive approximation register analog to digital converter havin...
Patent number
12,212,334
Issue date
Jan 28, 2025
Avago Technologies International Sales Pte. Limited
Ullas Singh
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Syndrome decoder circuit
Patent number
12,212,338
Issue date
Jan 28, 2025
Winbond Electronics Corp.
Chuen-Der Lien
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Concatenated polar code with adaptive error detection
Patent number
12,212,340
Issue date
Jan 28, 2025
Telefonaktiebolaget LM Ericsson (publ)
Yufei Blankenship
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Method for implementing Vptat multiplier in high accuracy thermal s...
Patent number
12,209,919
Issue date
Jan 28, 2025
STMICROELECTRONICS INTERNATIONAL N.V.
Pijush Kanti Panja
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Host-based error correction
Patent number
12,210,411
Issue date
Jan 28, 2025
Micron Technology, Inc.
Reshmi Basu
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Ensuring functional safety requirement satisfaction using fault-det...
Patent number
12,210,870
Issue date
Jan 28, 2025
Fort Robotics, Inc.
Kerfegar Khurshed Katrak
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
System and method for resilient wireless packet communications
Patent number
12,212,449
Issue date
Jan 28, 2025
Aviat U.S., Inc.
Alain Hourtane
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Power supply and setpoint voltage generation
Patent number
12,212,330
Issue date
Jan 28, 2025
Infineon Technologies Austria AG
Sujata Sen
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Method and system for fast column processing for highly irregular L...
Patent number
12,212,336
Issue date
Jan 28, 2025
SK Hynix Inc.
Fan Zhang
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Digital-to-analog conversion apparatus and method having signal cal...
Patent number
12,203,093
Issue date
Jan 21, 2025
Realtek Semiconductor Corporation
Liang-Wei Huang
C12 - BIOCHEMISTRY BEER SPIRITS WINE VINEGAR MICROBIOLOGY ENZYMOLOGY MUTATION...
Information
Patent Grant
Lookup table for non-linear systems
Patent number
12,206,427
Issue date
Jan 21, 2025
Texas Instruments Incorporated
Visvesvaraya Appala Pentakota
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Communication device, communication method, and communication program
Patent number
12,206,454
Issue date
Jan 21, 2025
Sony Group Corporation
Shinji Ohta
H03 - BASIC ELECTRONIC CIRCUITRY
Patents Applications
last 30 patents
Information
Patent Application
TRANSMISSION METHOD, RECEPTION METHOD, TRANSMITTER, AND RECEIVER
Publication number
20250038882
Publication date
Jan 30, 2025
Panasonic Intellectual Property Corporation of America
Yutaka MURAKAMI
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
LOW DENSITY PARITY CHECK DECODER
Publication number
20250038768
Publication date
Jan 30, 2025
THE TEXAS A&M UNIVERSITY SYSTEM
Kiran Kumar Gunnam
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
Processing a Data Word
Publication number
20250038770
Publication date
Jan 30, 2025
INFINEON TECHNOLOGIES AG
Bernd Meyer
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
Encryption of Encoded Data in a Storage Network
Publication number
20250036527
Publication date
Jan 30, 2025
PURE STORAGE, INC.
Scott M. Horan
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Application
PARALLELIZED SCRUBBING TRANSACTIONS
Publication number
20250036522
Publication date
Jan 30, 2025
TEXAS INSTRUMENTS INCORPORATED
David Matthew THOMPSON
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Application
DIGITAL PRE-DISTORTION METHOD AND APPARATUS FOR A DIGITAL TO ANALOG...
Publication number
20250038755
Publication date
Jan 30, 2025
Avago Technologies International Sales Pte. Limited
Ahmed Elkholy
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
SYSTEM FOR AND METHOD OF ANALOG TO DIGITAL CONVERSION USING CALIBRA...
Publication number
20250038758
Publication date
Jan 30, 2025
Avago Technologies International Sales Pte. Limited
Jun Zhou
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
ADAPTIVE FORWARD ERROR CORRECTION IN LPWANS
Publication number
20250038886
Publication date
Jan 30, 2025
Cisco Technology, Inc.
PASCAL THUBERT
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
ANALOG-TO-DIGITAL CONVERSION
Publication number
20250038754
Publication date
Jan 30, 2025
Samsung Electronics Co., Ltd.
Jaeha Kim
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
FILE SYSTEM FORMAT FOR PERSISTENT MEMORY
Publication number
20250038756
Publication date
Jan 30, 2025
NetApp, Inc.
Ram Kesavan
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Application
Semiconductor Device And Electronic Apparatus
Publication number
20250039621
Publication date
Jan 30, 2025
SEIKO EPSON CORPORATION
Takao KATAYAMA
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
ANALOG-TO-DIGITAL CIRCUIT AND OPERATION METHOD THEREOF
Publication number
20250038760
Publication date
Jan 30, 2025
Samsung Electronics Co., Ltd.
Yunhong Kim
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
Transceiver Operative as Energy Harvesting Source and Data Collecto...
Publication number
20250038761
Publication date
Jan 30, 2025
SIGMASENSE, LLC.
Phuong Huynh
H02 - GENERATION CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
Information
Patent Application
PIPELINED SUCCESSIVE APPROXIMATION REGISTER ANALOG-TO-DIGITAL CONVE...
Publication number
20250038762
Publication date
Jan 30, 2025
SANECHIPS TECHNOLOGY CO., LTD.
Dengquan LI
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
ENCODING CIRCUIT, DECODING CIRCUIT, ENCODING METHOD, DECODING METHO...
Publication number
20250038767
Publication date
Jan 30, 2025
Nippon Telegraph and Telephone Corporation
Takeshi KAKIZAKI
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
POLAR CODING TECHNIQUES FOR HIGHER-ORDER MODULATION SCHEMES
Publication number
20250038887
Publication date
Jan 30, 2025
QUALCOMM Incorporated
Kirill IVANOV
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
NOISE SHAPING SUCCESSIVE-APPROXIMATION REGISTER (SAR) ANALOG-TO-DIG...
Publication number
20250038757
Publication date
Jan 30, 2025
CYPRESS SEMICONDUCTOR CORPORATION
Masashi KIJIMA
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
SAMPLING CIRCUIT AND OPERATING METHOD OF THE SAME
Publication number
20250038759
Publication date
Jan 30, 2025
Samsung Electronics Co., Ltd.
Hyungdong ROH
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
SYNDROME DECODER CIRCUIT
Publication number
20250038769
Publication date
Jan 30, 2025
WINBOND ELECTRONICS CORP.
Chuen-Der Lien
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
ANALOG-TO-DIGITAL CONVERTER AND OFFSET CORRECTION METHOD THEREOF
Publication number
20250030430
Publication date
Jan 23, 2025
SOGANG UNIVERSITY RESEARCH FOUNDATION
Heewook Shin
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
FEC DECODING FOR CHANNELS WITH MEMORY
Publication number
20250030441
Publication date
Jan 23, 2025
MaxLinear, Inc.
Rainer Strobel
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
Digitally Calibrated Programmable Clock Phase Generation Circuit
Publication number
20250030425
Publication date
Jan 23, 2025
AyDeeKay LLC dba Indie Semiconductor
Robert W. Kim
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
ERROR CORRECTION CODE CIRCUIT AND SEMICONDUCTOR APPARATUS INCLUDING...
Publication number
20250030439
Publication date
Jan 23, 2025
SK HYNIX INC.
Seon Woo HWANG
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
Multi-Level Controller with Lookup Table
Publication number
20250030339
Publication date
Jan 23, 2025
MURATA MANUFACTURING CO., LTD.
Gary Chunshien Wu
H02 - GENERATION CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
Information
Patent Application
OPTIMIZED CODE-SPLIT SYMBOL CONSTELLATIONS
Publication number
20250030502
Publication date
Jan 23, 2025
Hughes Network Systems, LLC
Mustafa Eroz
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
ANALOG-TO-DIGITAL CONVERTERS AND METHODS FOR SETTLING OF THE REFERE...
Publication number
20250030432
Publication date
Jan 23, 2025
Intel Corporation
Thomas BROWN
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
SIGNAL CONVERTER WITH DELAY ARCHITECTURE FOR CONCURRENT SIGNAL PROC...
Publication number
20250030433
Publication date
Jan 23, 2025
University of Southern California
Shuo-Wei Chen
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
ADC ARCHITECTURE INCORPORATING CONTINUOUS-TIME QUANTIZER
Publication number
20250030431
Publication date
Jan 23, 2025
TEXAS INSTRUMENTS INCORPORATED
Tanmay HALDER
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
SYSTEMS AND METHODS OF SIGNED CONVERSION
Publication number
20250030434
Publication date
Jan 23, 2025
Avago Technologies International Sales Pte. Limited
Jan Mulder
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
SWITCHING DRIVERS WITH VOLTAGE MONITORING
Publication number
20250030387
Publication date
Jan 23, 2025
Cirrus Logic International Semiconductor Ltd.
John P. LESSO
H03 - BASIC ELECTRONIC CIRCUITRY