Technical Field
The present invention relates generally to semiconductor manufacturing and related technologies. More particularly, the present invention relates to electron beam lithography systems and other electron beam based systems.
Description of the Background Art
As is well-understood in the art, a lithographic process includes the patterned exposure of a resist so that portions of the resist can be selectively removed to expose underlying areas for selective processing such as by etching, material deposition, implantation and the like. Traditional lithographic processes utilize electromagnetic energy in the form of ultraviolet light for selective exposure of the resist. As an alternative to electromagnetic energy (including x-rays), charged particle beams have been used for high resolution lithographic resist exposure. In particular, electron beams have been used since the low mass of electrons allows relatively accurate control of an electron beam at relatively low power and relatively high speed.
In general, electron beam lithographic systems may be designed to operate in either a reflection mode or a transmission mode. In a reflection mode, the electron beam is patterned by reflecting the beam from a selectively reflective array. If the pattern on the reflective array is dynamically changeable, then the array may be referred to as a dynamic pattern generator (DPG). In a transmission mode, the electron beam is patterned by transmitting the beam through a blanker array.
The electron-optical elements of electron beam lithographic systems generally cause imaging aberrations which need to be corrected. Aberration correction is typically performed using multi-pole elements. However, the multi-pole elements used for aberration correction are typically large and expensive and are limited as to which aberrations can be corrected.
It is highly desirable to improve lithography systems. The present disclosure provides advantageous apparatus and methods for correcting aberrations in an electron beam lithography system.
One embodiment relates to an apparatus for aberration correction in an electron beam lithography system. An inner electrode surrounds a pattern generating device, and there is at least one outer electrode around the inner electrode. Each of the inner and outer electrodes has a planar surface in a plane of the pattern generating device. Circuitry is configured to apply an inner voltage level to the inner electrode and at least one outer voltage level to the at least one outer electrode. The voltage levels may be set to correct a curvature of field in the electron beam lithography system.
Another embodiment relates to an electron beam lithography system. The system includes at least an electron source, illumination electron-optics, a pattern generating device, projection electron-optics, and a target substrate. An inner electrode is configured to surround the pattern generating device, and at least one outer electrode is configured around the inner electrode. Each of the inner and outer electrodes has a planar surface in a plane of the pattern generating device. Circuitry is configured to apply an inner voltage level to the inner electrode and at least one outer voltage level to the at least one outer electrode.
Another embodiment relates to a method of correcting aberration in an electron beam lithography system. Adjustment is made to an inner voltage level applied to an inner electrode surrounding a pattern generating device, where the inner electrode has a planar surface in a plane of the pattern generating device. Adjustment is also made to at least one outer voltage level which is applied to at least one outer electrode around the inner electrode, where the at least one outer electrode also has a planar surface in the plane of the pattern generating device.
Another embodiment relates to an apparatus for aberration correction in an electron beam based system. An inner electrode surrounds an opening or reflector, and there is at least one outer electrode around the inner electrode. Each of the inner and outer electrodes has a planar surface in a plane of the opening or reflector. Circuitry is configured to apply an inner voltage level to the inner electrode and at least one outer voltage level to the at least one outer electrode. The voltage levels may be set to correct a curvature of field in the electron beam based system.
Another embodiment relates to a method of correcting aberration in an electron beam based system. Adjustment is made to an inner voltage level applied to an inner electrode surrounding an opening or reflector, where the inner electrode has a planar surface in a plane of the opening or reflector. Adjustment is also made to at least one outer voltage level which is applied to at least one outer electrode around the inner electrode, where the at least one outer electrode also has a planar surface in the plane of the opening or reflector.
Other embodiments, aspects and features are also disclosed.
The present disclosure provides apparatus and methods for the advantageous correction of aberrations in an electron beam lithography system. In accordance with embodiments of the invention, curvature of field and higher-order aberrations may be corrected without adding to the electron-optical path length. This allows for lower coulomb interaction in the projection arm of the system.
In accordance with one embodiment of the invention, the apparatus and methods may be advantageously applied to an electron beam projection system operating in a reflection mode. In accordance with another embodiment of the invention, the apparatus and methods may be advantageously applied to a an electron beam projection system operating in a transmission mode.
Reflection-Mode System
An example of an electron beam lithography system designed to operate in a reflection mode is depicted in
As depicted in
The illumination electron-optics 104 is configured to focus and collimate the electron beam from the electron source 102. The illumination electron-optics 104 may comprise an arrangement of magnetic and/or electrostatic lenses and allows the setting of the current illuminating the DPG 112.
The beam separator 106 may be configured to receive the incident electron beam 105 from the illumination electron-optics 104. In one implementation, the beam separator 106 comprises a magnetic prism. When the incident beam 105 travels through the magnetic fields of the prism, its trajectory is bent towards the objective electron-optics 110. The objective electron-optics 110 receives the incident beam from the separator 106 and decelerates and focuses the incident electrons as they approach the DPG 112.
The DPG 112 may include a two-dimensional array of pixels. As one example, the dimensions of the array may be 4096×248 pixels. Various other dimensions of the array may also be implemented. As described further below in relation to
The objective electron-optics 110 accelerates the patterned electron beam 113 such that it passes the beam separator 106. The beam separator 106 bends the trajectory of the patterned electron beam 113 towards the projection electron-optics 114. The projection electron-optics 114 may comprise an arrangement of magnetic and/or electrostatic lenses. The projection electron-optics 114 may be configured to focus and de-magnify (shrink) the patterned electron beam 113 such that it is projected onto photoresist on a semiconductor wafer or onto other target substrate 118.
The stage 116 holds the target semiconductor wafer or other target substrate 118. Depending on the implementation, the stage 116 may be stationary or in motion during the lithographic projection. In the case where the stage 116 is moving, the pattern on the DPG 112 may be dynamically adjusted to compensate for the motion such that the projected pattern moves in correspondence with the wafer movement.
While
Further in regard to the multiple-electrode electron reflector which may be used for pixels of the DPG 112, a cross-sectional diagram showing an example reflector structure is provided in
The well 202 may be of a cylindrical shape such that the opening at the top and the base electrode 220 at the bottom are circular. For example, each well 202 may have a diameter of 1.5 microns and may be 4 microns deep. The stacked electrode well structure may be fabricated on a silicon substrate 232 with an oxide layer 234 on the substrate. A CMOS circuit below the wells 202 may be used to apply the voltages to the multiple electrode layers.
Aberration Correction Apparatus for Reflection-Mode System
In the embodiment depicted in
In accordance with an embodiment of the invention, the inner and outer voltage levels (Vinner and Vouter, respectively) are set so as to correct for curvature of field aberrations in the electron-optics. In particular, the Vinner and Vouter are set so as to modify the field distribution of the lens formed by the bottom lens electrode 310, the shield electrode 308, and the top electrode 211 of the DPG 112. The field distribution is modified so as to reduce aberrations of the overall electron-optical system.
Transmission-Mode System
The condenser (or illumination) electron-optics 504 may be an arrangement of magnetic and/or electrostatic lenses which focuses and collimates the electron beam from the electron source 502. In addition, the condenser electron-optics 504 allows the setting of the current illuminating the blanker array 506.
The blanker array 506 may include a two-dimensional array of pixels. Various dimensions of the array may be implemented. Each pixel may be separately controlled to either allow transmission of an electron beamlet, or to block transmission of the electron beamlet (i.e. to “blank” the beamlet for the pixel). By setting only select pixels to transmit a beamlet, a patterned electron beam may be transmitted by the blanker array 506.
The projects electron-optics 508 may be an arrangement of magnetic and/or electrostatic lenses which projects and de-magnifies (shrinks) the electron beam onto the surface of the target substrate 512. The target substrate 512 may be held by a stage 510. Depending on the implementation, the stage 510 may be stationary or in motion during the lithographic projection. In the case where the stage 510 is moving, the pattern on the blanker array 506 may be dynamically adjusted to compensate for the motion such that the projected pattern moves in correspondence with the movement of the target substrate.
Aberration Correction Apparatus for Transmission-Mode System
As shown, in the pupil plane, the blanker array 506 may be surrounded by an inner electrode 602, and athe inner electrode 302 may be, in turn, surrounded by an outer electrode 604. A first voltage level Vinner may be applied to the inner electrode 602, and a second voltage level Vouter may be applied to the outer electrode 604.
In the embodiment depicted in
In another embodiment of the invention, the aberration correction apparatus may be used more generally in electron beam based systems, including systems utilized for electron beam inspection, or defect review, or metrology. For such an apparatus, the inner electrode may surround either an opening through which an electron beam passes, or a mirror electrode reflector which reflects the electron beam (instead of, a blanker array 506 or a DPG 112, respectively, in the above-described lithography systems). The apparatus may be operated to reduce aberration in the electron beam based system. An example of such an apparatus 800 is shown in
The above-described diagrams are not necessarily to scale and are intended be illustrative and not limiting to a particular implementation. In the above description, numerous specific details are given to provide a thorough understanding of embodiments of the invention. However, the above description of illustrated embodiments of the invention is not intended to be exhaustive or to limit the invention to the precise forms disclosed. One skilled in the relevant art will recognize that the invention can be practiced without one or more of the specific details, or with other methods, components, etc. In other instances, well-known structures or operations are not shown or described in detail to avoid obscuring aspects of the invention. While specific embodiments of, and examples for, the invention are described herein for illustrative purposes, various equivalent modifications are possible within the scope of the invention, as those skilled in the relevant art will recognize.
These modifications can be made to the invention in light of the above detailed description. The terms used in the following claims should not be construed to limit the invention to the specific embodiments disclosed in the specification and the claims. Rather, the scope of the invention is to be determined by the following claims, which are to be construed in accordance with established doctrines of claim interpretation.
The present application is a continuation of U.S. patent application Ser. No. 13/287,682, filed Nov. 2, 2011, the disclosure of which is hereby incorporated by reference.
This invention was made with Government support under Agreement No. HR0011-07-9-0007 awarded by DARPA. The Government has certain rights in the invention.
Number | Name | Date | Kind |
---|---|---|---|
4418283 | Trotel | Nov 1983 | A |
4523971 | Cuomo | Jun 1985 | A |
5172035 | Sakurai et al. | Dec 1992 | A |
5258246 | Berger et al. | Nov 1993 | A |
5466904 | Pfeiffer et al. | Nov 1995 | A |
5545902 | Pfeiffer et al. | Aug 1996 | A |
5633507 | Pfeiffer et al. | May 1997 | A |
5798524 | Kundmann et al. | Aug 1998 | A |
5905331 | Misono | May 1999 | A |
7060986 | Nakamura et al. | Jun 2006 | B2 |
7214951 | Stengl et al. | May 2007 | B2 |
7244932 | Nakasuji et al. | Jul 2007 | B2 |
7439502 | Nakasuji et al. | Oct 2008 | B2 |
7446601 | LeChevalier | Nov 2008 | B2 |
7671687 | LeChevalier | Mar 2010 | B2 |
7863580 | Hatakeyama et al. | Jan 2011 | B2 |
8173963 | Schroder et al. | May 2012 | B2 |
8183526 | Mankos | May 2012 | B1 |
8618496 | Wieland et al. | Dec 2013 | B2 |
8933425 | Bevis | Jan 2015 | B1 |
20020148961 | Nakasuji et al. | Oct 2002 | A1 |
20040081283 | Rand | Apr 2004 | A1 |
20050140831 | Yoon et al. | Jun 2005 | A1 |
20050247884 | Nakamura et al. | Nov 2005 | A1 |
20050264782 | Ryzhikov et al. | Dec 2005 | A1 |
20050285541 | LeChevalier | Dec 2005 | A1 |
20070029506 | Zywno et al. | Feb 2007 | A1 |
20070158567 | Nakamura et al. | Jul 2007 | A1 |
20070272859 | Nakasuji et al. | Nov 2007 | A1 |
20080067377 | Hatakeyama et al. | Mar 2008 | A1 |
20080173815 | Nakasuji et al. | Jul 2008 | A1 |
20080230711 | Platzgummer | Sep 2008 | A1 |
20090014649 | Nakasuji et al. | Jan 2009 | A1 |
20090026389 | Platzgummer | Jan 2009 | A1 |
20100001202 | Matsuda et al. | Jan 2010 | A1 |
20100224781 | Hosokawa | Sep 2010 | A1 |
20120104252 | Knippelmeyer | May 2012 | A1 |
Number | Date | Country |
---|---|---|
1 139 384 | Oct 2001 | EP |
Number | Date | Country | |
---|---|---|---|
20160172151 A1 | Jun 2016 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 13287682 | Nov 2011 | US |
Child | 14567785 | US |