This invention relates generally to electronic devices, and relates more particularly to deformable (e.g., flexible and/or stretchable) electronic devices and methods of providing and using the same.
Deformable (e.g., flexible and/or stretchable) device substrates, which can include a wide variety of materials, such as, for example, any of a myriad of plastics, metal foils, and glasses, are quickly becoming popular as a base for electronic devices. For example, deformable device substrates can provide an advantageous base for wearable consumer electronic devices.
Currently available wearable consumer electronic devices (e.g., chest strap or wrist-mounted fitness monitors) are expected to be developed into next generation wearable consumer electronic devices including bioelectronic sensors, closely coupled or integrated with the human anatomy to detect and/or diagnose multiple diseases in real-time, and with clinical level sensitivity. Exemplary next generation wearable consumer electronic devices can include transdermal electronic skin patches (i.e., smart bandages) that continuously monitor for disease state biomarkers in patients with common chronic conditions, such as diabetes, anemia, or heat disease. However, in order for such next generation wearable consumer electronic devices to make a successful transition from the research laboratory environment to market, production costs must be decreased and manufacturability must be increased. Most low cost, high volume consumer electronic devices are manufactured today using silicon wafer-based microelectronic components, printed circuit boards (PCBs), and glass substrate-based flat panel displays. However, these conventional electronic device manufacturing technologies are fundamentally rigid and/or planar, while biological surfaces and systems are traditionally soft and/or pliable. Accordingly, these inherent incompatibilities have prompted increased research in new deformable electronic device manufacturing technologies to produce the next generation of wearable consumer electronic devices.
Initial development efforts have focused primarily on manufacturing flexible electronic displays using flexible plastic device substrates. These large area flexible electronics displays have been shown to be slightly bendable but not stretchable. For wearable consumer electronic device applications, these flexible electronic displays can provide shatter resistance, which is helpful in diagnostic applications where sensors need to come in direct contact with organic tissue (e.g., skin, bodily organs, etc.) and/or with consumables, such as for water quality monitoring or food safety inspection.
Meanwhile, more recent development efforts have focused on manufacturing flexible electronic devices that are also stretchable. By making flexible electronic devices stretchable, such deformable electronic devices can conform to complex biological surfaces (e.g., organic tissue, etc.), and can be repeatedly deformed (e.g., flexed and/or stretched) without damage or loss of electronic device functionality. Examples of stretchable flexible electronic devices have been reported using stretchable conductive metal traces fabricated on deformable elastomeric plastic substrates. Generally, these stretchable flexible electronic devices have been manufactured by individually bonding discrete electronic components to the deformable elastomeric plastic substrates. However, these manufacturing approaches have failed to achieve the decreases in production costs and the increases in manufacturability that are needed to bring these deformable electronic devices (e.g., wearable consumer electronic devices) to market.
To facilitate further description of the embodiments, the following drawings are provided in which:
For simplicity and clarity of illustration, the drawing figures illustrate the general manner of construction, and descriptions and details of well-known features and techniques may be omitted to avoid unnecessarily obscuring the invention. Additionally, elements in the drawing figures are not necessarily drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help improve understanding of embodiments of the present invention. The same reference numerals in different figures denote the same elements.
The terms “first,” “second,” “third,” “fourth,” and the like in the description and in the claims, if any, are used for distinguishing between similar elements and not necessarily for describing a particular sequential or chronological order. It is to be understood that the terms so used are interchangeable under appropriate circumstances such that the embodiments described herein are, for example, capable of operation in sequences other than those illustrated or otherwise described herein. Furthermore, the terms “include,” and “have,” and any variations thereof, are intended to cover a non-exclusive inclusion, such that a process, method, system, article, device, or apparatus that comprises a list of elements is not necessarily limited to those elements, but may include other elements not expressly listed or inherent to such process, method, system, article, device, or apparatus.
The terms “left,” “right,” “front,” “back,” “top,” “bottom,” “over,” “under,” and the like in the description and in the claims, if any, are used for descriptive purposes and not necessarily for describing permanent relative positions. It is to be understood that the terms so used are interchangeable under appropriate circumstances such that the embodiments of the invention described herein are, for example, capable of operation in other orientations than those illustrated or otherwise described herein.
The terms “couple,” “coupled,” “couples,” “coupling,” and the like should be broadly understood and refer to connecting two or more elements or signals, electrically, mechanically and/or otherwise. Two or more electrical elements may be electrically coupled together but not be mechanically or otherwise coupled together; two or more mechanical elements may be mechanically coupled together, but not be electrically or otherwise coupled together; two or more electrical elements may be mechanically coupled together, but not be electrically or otherwise coupled together. Coupling may be for any length of time, e.g., permanent or semi-permanent or only for an instant.
An electrical “coupling” and the like should be broadly understood and include coupling involving any electrical signal, whether a power signal, a data signal, and/or other types or combinations of electrical signals. A mechanical “coupling” and the like should be broadly understood and include mechanical coupling of all types.
The absence of the word “removably,” “removable,” and the like near the word “coupled,” and the like does not mean that the coupling, etc. in question is or is not removable.
The term “bowing” as used herein means the curvature of a substrate about a median plane, which is parallel to the top and bottom sides, or major surfaces of the substrate. The term “warping” as used herein means the linear displacement of the surface of a substrate with respect to a z-axis, which is perpendicular to the top and bottom sides, or major surfaces of the substrate. The term “distortion” as used herein means the displacement of a substrate in-plane (i.e., the x-y plane, which is parallel to the top and bottom sides, or major surfaces of the substrate). For example, distortion could include shrinkage in the x-y plane of a substrate and/or expansion in the x-y plane of the substrate.
The term “CTE matched material” and the like as used herein means a material that has a coefficient of thermal expansion (CTE) which differs from the CTE of a reference material by less than about 20 percent (%). Preferably, the CTEs differ by less than about 10%, 5%, 3%, or 1%.
The term “flexible substrate” as used herein means a free-standing substrate that readily adapts its shape. Accordingly, in many embodiments, the flexible substrate can comprise (e.g., consist of) a flexible material, and/or can comprise a thickness (e.g., an average thickness) that is sufficiently thin so that the substrate readily adapts in shape. In these or other embodiments, a flexible material can refer to a material having a low elastic modulus. Further, a low elastic modulus can refer to an elastic modulus of less than approximately five GigaPascals (GPa). In some embodiments, a substrate that is a flexible substrate because it is sufficiently thin so that it readily adapts in shape, may not be a flexible substrate if implemented with a greater thickness, and/or the substrate may have an elastic modulus exceeding five GPa. For example, the elastic modulus could be greater than or equal to approximately five GPa but less than or equal to approximately twenty GPa, fifty GPa, seventy GPa, or eighty GPa. Exemplary materials for a substrate that is a flexible substrate because it is sufficiently thin so that it readily adapts in shape, but that may not be a flexible substrate if implemented with a greater thickness, can comprise certain glasses (e.g., fluorosilicate glass, borosilicate glass, Corning® glass, Willow™ glass, and/or Vitrelle glass, etc., such as, for example, as manufactured by Corning Inc. of Corning, N.Y., United States of America, etc.) or silicon having a thickness greater than or equal to approximately 25 micrometers and less than or equal to approximately 100 micrometers.
The terms “elastomeric substrate” and/or “elastomeric layer” as used herein can mean a layer comprising one or more materials, having the properties of a flexible substrate, and also having a high yield strength. That is, the elastomeric substrate and/or elastomeric layer is a free-standing layer that readily adapts its shape and that substantially recovers (e.g., with little or no plastic deformation) from applied stresses and/or strains. Because applied stresses and/or strains depend on environment and implementation, in exemplary embodiments, a high yield strength can refer to a yield strength greater than or equal to approximately 2.00 MegaPascals, 4.14 MegaPascals, 5.52 MegaPascals, and/or 6.89 MegaPascals.
Meanwhile, the term “rigid substrate” as used herein can mean a free-standing substrate that does not readily adapt its shape and/or a substrate that is not a flexible substrate. In some embodiments, the rigid substrate can be devoid of flexible material and/or can comprise a material having an elastic modulus greater than the elastic modulus of a flexible substrate. In various embodiments, the rigid substrate can be implemented with a thickness that is sufficiently thick so that the substrate does not readily adapt its shape. In these or other examples, the increase in rigidity of the carrier substrate provided by increasing the thickness of the carrier substrate can be balanced against the increase in cost and weight provided by increasing the thickness of the carrier substrate.
As used herein, “polish” can mean to lap and polish a surface or to only lap the surface.
Some embodiments include a method of providing an electronic device. The method comprises: providing a carrier substrate; providing a device substrate comprising a first side and a second side opposite the first side, the device substrate comprising a flexible substrate; coupling the first side of the device substrate to the carrier substrate; and after coupling the first side of the device substrate to the carrier substrate, providing two or more active sections over the second side of the device substrate, each active section of the two or more active sections being spatially separate from each other and comprising at least one semiconductor device.
Other embodiments include an electronic device. The electronic device comprises a device substrate comprising a first side and a second side opposite the first side. The device substrate can comprise a flexible substrate. Further, the electronic device comprises two or more active sections over the second side of the device substrate. Each active section of the two or more active sections can be spatially separate from each other and can comprise at least one semiconductor device. Further still, the electronic device can comprise one or more wavy metal interconnects over the second side of the device substrate electrically coupling together the two or more active sections.
Further embodiments include a method comprising: decoupling a sacrificial layer from an electronic device; and coupling the electronic device to organic tissue. The electronic device can comprise a device substrate comprising a first side and a second side opposite the first side. Meanwhile, the device substrate can comprise a flexible substrate. Further, the electronic device can comprise two or more active sections over the second side of the device substrate. Meanwhile, each active section of the two or more active sections can be spatially separate from each other and can comprise at least one semiconductor device. Further still, the electronic device can comprise one or more wavy metal interconnects over the second side of the device substrate electrically coupling together the two or more active sections, and the sacrificial layer over the second side of the device substrate and the two or more active sections.
Turning to the drawings,
Method 100 comprises activity 101 of providing a carrier substrate.
For example, activity 101 can comprise activity 201 of furnishing the carrier substrate. The carrier substrate can comprise a first side and a second side opposite the first side. The carrier substrate can be configured to minimize bowing, warping, and/or distortion of the device substrate when the device substrate is coupled to the carrier substrate, as described below.
In many embodiments, the carrier substrate can comprise a rigid substrate. The carrier substrate (e.g., rigid substrate) can comprise any suitable material(s) having the characteristics of a rigid substrate as defined above. Specifically, exemplary material(s) can comprise alumina (Al2O3), silicon, glass (e.g., barium borosilicate, soda lime silicate, and/or an alkali silicate), metal (e.g., steel, such as, for example, stainless steel), and/or sapphire. However, in some embodiments, the carrier substrate (e.g., rigid substrate) can be devoid of silicon and/or amorphous silicon. Meanwhile, in many embodiments, the glass can comprise a low CTE glass.
Further, material(s) for the carrier substrate (e.g., rigid substrate) also can be selected so that a CTE of the material(s) approximately matches a CTE of the material(s) of the device substrate, which is introduced briefly above and described in greater detail below. Likewise, in some embodiments, material(s) for the device substrate can be selected so as to be CTE matched with the material(s) of the carrier substrate. Non-matched CTEs can create stress between the carrier substrate and the device substrate, which can result in bowing, warping, and/or distortion of the device substrate when the device substrate is coupled to the carrier substrate.
Meanwhile, in many embodiments, the carrier substrate can be a wafer or panel. The wafer or panel can comprise any suitable dimensions (e.g., diameter, thickness, length, width, etc.), as applicable. In some embodiments, the wafer or panel can comprise a largest dimension (e.g., diameter, length) of approximately 6 inches (approximately 15.24 centimeters), approximately 8 inches (approximately 20.32 centimeters), approximately 12 inches (approximately 30.48 centimeters), or approximately 18 inches (approximately 45.72 centimeters). In some embodiments, the carrier substrate can be a panel of approximately 370 mm in width by approximately 470 mm in length. In some examples, the wafer or panel can comprise a thickness of at least approximately 0.5 millimeters.
Later, in some embodiments, activity 101 can comprise activity 202 of cleaning the carrier substrate. In some embodiments, activity 202 can be performed by cleaning the carrier substrate with plasma (e.g., oxygen plasma) or with an ultrasonic bath.
Then, activity 101 can comprise activity 203 of polishing a first side and/or a second side of the carrier substrate. Polishing the side of the carrier substrate (e.g., the first side) that is not subsequently coupled (e.g., bonded) with the device substrate, as described below, improves the ability of a vacuum or air chuck to handle the carrier substrate. Also, polishing the surface of the carrier substrate (e.g., the second side) that is subsequently coupled (e.g., bonded) to the device substrate, as described below, removes topological features at that side of the carrier substrate that could cause roughness of the resulting device substrate assembly in the z-axis after the device substrate and carrier substrate are coupled together.
Referring now back to
In many embodiments, the device substrate can comprise a flexible substrate. The device substrate (e.g., flexible substrate) can comprise any suitable material(s) having the characteristics of a flexible substrate as defined above. Specifically, exemplary material(s) can comprise polyethylene naphthalate, polyethylene terephthalate, polyethersulfone, polyimide, polycarbonate, cyclic olefin copolymer, liquid crystal polymer, any other suitable polymer, glass (e.g., fluorosilicate glass, borosilicate glass, Corning® glass, Willow™ glass, and/or Vitrelle glass, etc., such as, for example, as manufactured by Corning Inc. of Corning, N.Y., United States of America, etc.), metal foil (e.g., aluminum foil, etc.), etc. In these or other embodiments, the device substrate can comprise an elastic modulus of less than approximately five GigaPascals. Further, the device substrate can comprise a thickness of greater than or equal to approximately 1 micrometer and less than or equal to approximately 1 millimeter. In these or other embodiments, the thickness of the device substrate can be less than or equal to approximately 10 micrometers.
In many embodiments, activity 102 can comprise an activity of furnishing the device substrate. In some embodiments, activity 102 can comprise an activity of depositing the device substrate over the second side of the carrier substrate. In many embodiments, the depositing the device substrate over the second side of the carrier substrate can be performed using any suitable deposition technique(s) (e.g., chemical vapor deposition, such as, for example plasma-enhanced chemical vapor deposition, sputtering, molecular beam epitaxy, spin-coating, spray-coating, extrusion coating, preform lamination, slot die coating, screen lamination, and/or screen printing, etc.). For example, in some embodiments, the depositing the device substrate over the second side of the carrier substrate can be performed as described in International Patent Application No. PCT/US2015/029991, filed on May 8, 2015, which published as International Patent Application Publication No. WO/2015/175353 on Mar. 15, 2012. Accordingly, International Patent Application Publication No. WO/2015/175353 is incorporated by reference in its entirety. In these embodiments, activity 103 (below) can be performed as part of activity 102.
Referring again to
Turning again to
In various embodiments, performing activity 103 can comprise an activity of bonding the first side of the flexible substrate to the second side of the carrier substrate with an adhesive. The adhesive can be any suitable type of adhesive (e.g., a cross-linking adhesive). In many embodiments, the bonding the first side of the flexible substrate to the second side of the carrier substrate with the adhesive can be performed using any suitable bonding technique. For example, in some embodiments, the bonding the first side of the flexible substrate to the second side of the carrier substrate with the adhesive can be performed as described in any of (i) U.S. patent application Ser. No. 13/118,225, filed May 27, 2011, which issued as U.S. Pat. No. 8,481,859 on Jul. 9, 2013, (ii) U.S. patent application Ser. No. 13/298,451, filed Nov. 17, 2011, which issued as U.S. Pat. No. 8,999,778 on Apr. 7, 2015, (iii) U.S. patent application Ser. No. 13/683,950, filed Nov. 21, 2012, which issued as U.S. Pat. No. 8,992,712 on Mar. 31, 2015, (iv) U.S. patent application Ser. No. 14/288,771, filed May 28, 2014, which published as United States Patent Application Publication No. 2014/0254113 on Sep. 11, 2014, (v) International Patent Application No. PCT/US14/60501, filed on Oct. 14, 2014, which published as International Patent Application Publication No. WO/2015/057719 on Apr. 23, 2015, (vi) International Patent Application No. PCT/US15/12717, filed on Jan. 23, 2015, which published as International Patent Application Publication No. WO/2015/156891 on Oct. 15, 2015, and/or (vii) International Patent Application No. PCT/US15/29991, filed on May 8, 2015, which published as International Patent Application Publication No. WO/2015/175353 on Nov. 19, 2015. Accordingly, U.S. Pat. No. 8,481,859, U.S. Pat. No. 8,999,778, U.S. Pat. No. 8,992,712, United States Patent Application Publication No. 2014/0254113, International Patent Application Publication No. WO/2015/057719, International Patent Application Publication No. WO/2015/156891, and International Patent Application Publication No. WO/2015/175353 each are incorporated by reference in their entirety.
In other embodiments, performing activity 103 can comprise an activity of depositing the device substrate over the second side of the carrier substrate. In these embodiments, the activity of depositing the device substrate over the second side of the carrier substrate can be performed as described above with respect to activity 102.
In various embodiments, after activity 103 is performed, the device substrate can be cured (e.g., thermally cured), such as, for example, at a temperature of approximately 350° C.
Referring back to
In these or other embodiments, the active sections can be arranged apart (e.g., spatially separate, isolated, etc.) from each other and/or each can comprise at least one semiconductor device. In essence, the active sections can comprise semiconductor device islands arranged over the second side of the device substrate. By arranging the active sections apart from each other over the device substrate, the electronic device can be deformable (e.g., flexible and/or stretchable), as discussed in greater detail below. As a result, the electronic device can be implemented as a wearable consumer electronic device able to conform with uneven and/or pliable surfaces (e.g., organic tissue, etc.).
In some embodiments, the active sections can be uniformly arranged over the device substrate, though other arrangements (e.g., random arrangements) can also be implemented. In some embodiments, two or more of the active sections can be similar or identical to each other. In these or other embodiments, two or more of the active sections can be different from each other.
As described in greater detail below, in many embodiments, activity 104 can be performed by providing excess active section material over the second side of the device substrate and removing (e.g., etching) part of the active section material so that the active sections remain, but in other embodiments, the active sections can be provided (e.g., manufactured) by selective deposition over the second side of the device substrate. However, in some examples, selective deposition may require performing additional manufacturing activities that may lead to increased manufacturing costs.
Advantageously, as explained in greater detail below, the active sections can be provided (e.g., manufactured) over the device substrate (e.g., flexible substrate) with direct integration rather than with a multi-stage process of providing the active sections over one or more other substrates and then transferring the active sections to the device substrate (e.g., flexible substrate). Moreover, as noted, the active sections can be provided (e.g., manufactured) approximately simultaneously so the need to systematically and/or individually couple (e.g., bond) each of the active sections to the device substrate (e.g., flexible substrate) can be avoided. These advantages can improve manufacturability and decrease manufacturing costs.
Further, many embodiments of method 100 can leverage the inherent scalability advantages of conventional flat panel electronic display manufacturing technologies, which currently use flexible substrates approaching lateral dimensions of approximately 10 square meters. Accordingly, un-functionalized manufacturing costs can be reduced, and because the flat panel electronic display industrial base is already well established and capable of annually supplying the electronic devices required to transition wearable consumer electronic devices from the laboratory to market. For perspective, flat panel electronic displays in 2012 were manufactured at a rate of 100 square kilometers per year. Accordingly, if just one percent (1%) of the existing flat panel electronic display industrial capacity was diverted to manufacture large area wearable consumer electronic devices, approximately seven hundred thousand people each year could be covered entirely from head to toe with wearable consumer electronic devices. Further, assuming an average area of twenty five square centimeters for each smart bandage, approximately four hundred million smart bandages could be manufactured annually.
Recognizing that method 100 can leverage conventional flat panel electronic display manufacturing techniques,
For example, in these or other embodiments, the providing (e.g., manufacturing) one or more semiconductor device layers over the second side of the device substrate can be performed as described in any of (i) U.S. patent application Ser. No. 13/298,451, filed Nov. 17, 2011, which issued as U.S. Pat. No. 8,999,778 on Apr. 7, 2015, (ii) U.S. patent application Ser. No. 13/683,950, filed Nov. 21, 2012, which issued as U.S. Pat. No. 8,992,712 on Mar. 31, 2015, (iii) U.S. patent application Ser. No. 13/684,150, filed Nov. 21, 2012, which issued as U.S. Pat. No. 9,076,822 on Jul. 7, 2015, (iv) U.S. patent application Ser. No. 14/029,502, filed Sep. 17, 2013, which published as United States Patent Application Publication No. 2014/0008651 on Jan. 9, 2014, (v) U.S. patent application Ser. No. 14/288,771, filed May 28, 2014, which published as United States Patent Application Publication No. 2014/0254113 on Sep. 11, 2014, (vi) International Patent Application No. PCT/US13/58284, filed on Sep. 5, 2013, which published as International Patent Application Publication No. WO2014/039693 on Mar. 13, 2014, (vii) International Patent Application No. PCT/US14/60501, filed on Oct. 14, 2014, which published as International Patent Application Publication No. WO2015/057719 on Apr. 23, 2015, (viii) International Patent Application No. PCT/US15/12717, filed on Jan. 23, 2015, which published as International Patent Application Publication No. WO/2015/156891 on Oct. 15, 2015, and/or (ix) International Patent Application No. PCT/US15/29991, filed on May 8, 2015, which published as International Patent Application Publication No. WO/2015/175353 on Nov. 19, 2015. Accordingly, U.S. Pat. No. 8,999,778, U.S. Pat. No. 8,992,712, U.S. Pat. No. 9,076,822, United States Patent Application Publication No. 2014/0008651, United States Patent Application Publication No. 2014/0254113, International Patent Application Publication No. WO2014/039693, International Patent Application Publication No. WO2015/057719, International Patent Application Publication No. WO/2015/156891, and International Patent Application Publication No. WO/2015/175353 each are incorporated by reference in their entirety. In further embodiments, the semiconductor device layer(s) can be provided (e.g., manufactured) over the second side of the device substrate with an electronics on plastic by laser release (EPLaR™) manufacturing technique. EPLaR™ manufacturing allows flexible thin film electronics (e.g., flat panel displays) to be fabricated using existing high temperature (e.g., greater than or equal to approximately 300° C.) commercial thin film electronics manufacturing process tooling and process steps.
Turning to the next drawing,
Further, activity 401 can comprise activity 502 of providing a gate layer over the first passivation layer. The gate layer can comprise a conductive material. For example, in many embodiments, the conductive material can comprise molybdenum and/or aluminum.
Further, activity 401 can comprise activity 503 of providing a first dielectric layer over the gate layer. In many embodiments, the first dielectric layer can comprise silicon nitride. Other dielectric materials can also be implemented.
Further, activity 401 can comprise activity 504 of providing one or more active layers over the first dielectric layer. In many embodiments, the active layer(s) can comprise amorphous silicon and/or one or more metal oxides (e.g., indium oxide, zinc oxide, gallium oxide, tin oxide, hafnium oxide, aluminum oxide, etc.).
Further, activity 401 can comprise activity 505 of providing a second dielectric layer over the active layer(s). In many embodiments, the second dielectric layer can comprise silicon nitride. Other dielectric materials can also be implemented.
Further, activity 401 can comprise activity 506 of providing a second passivation layer over the active layer(s) and/or the second dielectric layer. In many embodiments, the second passivation layer can comprise silicon nitride.
Further, activity 401 can comprise activity 507 of providing one or more contact layers over the active layer(s) and/or the gate layer.
For example, activity 507 can comprise activity 601 of providing a first contact layer over the active layer(s) and/or the gate layer. In many embodiments, the first contact layer can comprise N+ amorphous silicon.
Further, activity 507 can comprise activity 602 of providing a second contact layer over the first contact layer. In many embodiments, the second contact layer can be configured to prevent movement by diffusion of atoms from a third contact layer (below) into the first contact layer. According, in some embodiments, the second contact layer can comprise tantalum.
Further, activity 507 can comprise activity 603 of providing a third contact layer over the second contact layer. The third contact layer can comprise a conductive material. Exemplary conductive materials can comprise molybdenum and/or aluminum.
Turning now back to
Notably, in many embodiments, one or more of activity 401 (
Turning ahead in the drawings,
Turning now back to
Notably, whether the semiconductor device layer(s) are deposited over substantially all or only part of the second side of the device substrate, in many embodiments, a perimeter region of the second side of the device substrate can remain devoid of the semiconductor layer(s) to ensure that the material(s) provided for the semiconductor layers are not provided on the equipment handling the carrier substrate of method 100 (
Meanwhile, when the active sections of activity 104 (
Accordingly, activity 104 can comprise activity 402 of removing (e.g., etching) part or all of the first portion of the semiconductor device layer(s) from over the second side of the device substrate and leaving the second portion of the semiconductor device layer(s) remaining over the second side of the device substrate such that the active sections comprise the second portion of the semiconductor device layer(s). In some embodiments, activity 402 can be performed as one or more removal (e.g., etching) activities to remove the part or the all of the first portion of the semiconductor device layer(s). When activity 402 is implemented with one or more etching activities, in many embodiments, at least one of the one or more etching activities can be a timed etch.
For example, in many embodiments, activity 402 can comprise an activity of plasma etching the part or the all of the first portion of the semiconductor device layer(s) and/or an activity of wet etching the part or the all of the first portion of the semiconductor device layer(s). In these or other embodiments, the plasma etching can be fluorine based and/or the wet etching can be hydrofluoric-acid based. In many embodiments, the plasma etching activity can be performed before the wet etching activity. Further, the plasma etch activity can be timed and/or can anisotropically remove most of the part or the all of the first portion of the semiconductor device layer(s), and/or the wet etch activity can be shorter in time than the plasma etch activity and/or can be configured to remove the part or the all of the first portion of the semiconductor device layer(s) faster (e.g., substantially faster) than it removes the device substrate (e.g., to prevent the device substrate from being removed while ensuring the desired part or all of the first portion of the semiconductor device layer(s) is removed).
In many embodiments, the first portion of the semiconductor device layer(s) can occupy a first volume and the second portion of the semiconductor device layer(s) can occupy a second volume over the second side of the device substrate. The first volume and the second volume can be related in a volumetric ratio. In many embodiments, the volumetric ratio of the first volume to the second volume can be less than or equal to approximately 0.9. Further, in these or other embodiments, the volumetric ratio of the first volume to the second volume can be greater than or equal to approximately 0.005, 0.01, 0.02, 0.05, 0.08, and/or 0.1.
Further, activity 104 can comprise activity 403 of forming (e.g., etching) one or more interconnect vias over the contact layer(s). In some embodiments, activity 403 can be performed as one or more removal (e.g., etching) activities to form the interconnect via(s) over the contact layer(s). For example, in some embodiments, the interconnect via(s) can be formed through the device layer(s), thereby exposing a surface of the top most contact layer(s). When the interconnect via(s) are formed by etching (e.g., anisotropic etching), in many embodiments, the etch can be performed using a plasma etchant (e.g., a fluorine-based plasma etchant) or a wet etchant. In some embodiments, activity 403 can be performed as part of activity 402, and vice versa. In further embodiments, activity 402 and activity 403 can be performed approximately simultaneously, or sequentially, as desirable.
Returning now to
In these or other embodiments, the interconnect(s) can be configured to be reversibly expanded and/or contracted, such as, for example, when the electronic device is deformed and/or when the device substrate is decoupled from the carrier substrate, as discussed below. Accordingly, unlike straight metal interconnect(s), which may break when stretched and/or compressed, such wavy metal interconnects can electrically couple the active sections together while also permitting the electronic device to deform (e.g., flex and/or stretch). Generally, providing the wavy architecture parallel to the x-y plane of the device substrate can permit deformation of the electronic device of a type corresponding to a bowing and/or distortion of the device substrate, and providing the wavy architecture perpendicular to the x-y plane of the device substrate can permit deformation of the electronic device of a type that corresponding to a bowing and/or warping of the device substrate, as these concepts are described above.
Exemplary wave architectures can comprise any suitable wave form (e.g., a curved wave form, such as, for example, a sinusoidal wave form, a triangular wave form, a saw tooth wave form, a square wave form, etc.). Further, curved wave forms can comprise any suitable amount of curvature. Further still, the wave architectures can have a constant or non-constant wave pattern, and/or the interconnects can have the same or different wave architectures as each other when multiple interconnects are implemented.
Turning ahead in the drawings,
Returning again to
In general, activity 106 can be performed after activities 101-105. In some embodiments, the sacrificial layer can be similar to a backing strip on an adhesive bandage. Accordingly, in many embodiments, the sacrificial layer can be selectively removed (e.g., peeled) from the electronic device when a user is ready to deploy the electronic device.
In these or other embodiments, the sacrificial layer can support the device substrate both while and after activity 107 is performed. The sacrificial layer can permit the electronic device to be more easily coupled to the surface of an object (e.g., organic tissue, consumables, etc.) without damaging the electronic device or crumpling the electronic device. Still, in some embodiments, activity 106 can be omitted.
In many embodiments, method 100 can comprise activity 107 of decoupling (e.g., debonding) the device substrate and the active sections from the carrier substrate. In some embodiments, when activity 106 is performed, activity 107 can be performed after activity 106. Meanwhile, as explained in greater detail below, when activity 108 (below) is performed, activity 107 can be performed before activity 108, and when activity 109 (below) is performed, activity 107 can be performed after activity 109.
For example, in some embodiments, performing activity 107 can comprise an activity of applying a release force (e.g., a steady release force) to the device substrate to decouple the device substrate and the active sections from the carrier substrate. In many embodiments, the release force can be applied to the device substrate (e.g., by hand). In these or other embodiments, the release force can be applied (or augmented) by inserting a blade under the device substrate and pressing on the device substrate in a direction away from the carrier substrate.
Further, in these or other embodiments, activity 107 can comprise an activity of severing the device substrate from the carrier substrate, such as, for example, using any suitable cutting implement (e.g., a blade, a laser, etc.). The activity of severing the device substrate from the carrier substrate can be performed alternatively to or as part of the activity of applying the release force to the device substrate.
In many embodiments, maintaining an angle of less than or equal to approximately 45 degrees between the device substrate and the carrier substrate when performing activity 107 can mitigate or prevent damage to the active section(s).
In some embodiments, activity 107 can be performed without first lowering the device substrate-carrier substrate coupling strength, such as, for example, using chemical or optical decoupling procedures (e.g., electronics on plastic by laser release (EPLaR™), surface free technology by laser annealing/ablation (SUFTLA™), etc.). In these embodiments, by avoiding using chemical or optical decoupling procedures (e.g., electronics on plastic by laser release (EPLaR™), surface free technology by laser annealing/ablation (SUFTLA™), etc.), device defects of the semiconductor device layer(s) and/or decreased semiconductor device yield that can result from using such chemical or optical debonding procedures can be reduced or eliminated. For example, optical decoupling procedures can damage the semiconductor device layer(s) through heat distortion and/or formation of particulate debris. Meanwhile, chemical decoupling procedures can damage the semiconductor device layer(s) by exposing the semiconductor device layer(s) to the chemical(s), resulting in degradation of the semiconductor device layer(s). Moreover, using chemical debonding procedures may require subsequent cleaning to remove any residual chemicals from the semiconductor device layer(s) and/or may not permit the device substrate to be kept approximately flat during decoupling because physically constraining the device substrate while immersing the device substrate in chemicals can be challenging. However, in other embodiments, the device substrate-carrier substrate coupling strength can be lowered as part of activity 107, such as, for example, when activity 104 and/or activity 401 (
In some embodiments, method 100 can comprise activity 108 of providing a first elastomeric layer over the first side of the device substrate. In these or other embodiments, the first elastomeric layer can comprise an elastomeric material (e.g., polydimethylsiloxane (PDMS)). In some embodiments, performing activity 108 can comprise an activity of coupling the first elastomeric layer to the first side of the device substrate. In other embodiments, activity 108 can be omitted.
In some embodiments, method 100 can comprise activity 109 of providing a second elastomeric layer over the second side of the device substrate and the active sections. In these or other embodiments, the second elastomeric layer can comprise the elastomeric material (e.g., PDMS). In some embodiments, performing activity 109 can comprise an activity of coupling the second elastomeric layer to the second side of the device substrate. In other embodiments, activity 109 can be omitted.
Implementing the electronic device of method 100 with the first elastomeric layer of activity 108 and/or the second elastomeric layer of activity 109 can increase the stretchability of the electronic device. In many embodiments, activity 108 and/or activity 109 are performed after activities 101-105 because the elastomeric material (e.g., PDMS) may not be able to withstand the manufacturing conditions of activities 101-105. For example, PDMS, which has a maximum processing temperature of approximately 100° C., cannot withstand conventional manufacturing conditions for flat panel electronic displays, which may include temperatures exceeding approximately 300° C. to approximately 350° C. and may include corrosive chemicals.
In various embodiments, method 100 can comprise activity 110 of providing an adhesive layer over one of the first side of the device substrate, the second side of the device substrate, the first elastomeric layer, or the second elastomeric layer. The adhesive layer can comprise a temporary medical adhesive and can be configured to aid in coupling the electronic device to an object (e.g., organic tissue, etc.), such as, for example, when electronic device is implemented as a smart bandage. Activity 110 can be performed before activity 106, before or after activity 108, and/or before or after activity 109, as applicable. In other embodiments, activity 110 can be omitted.
Turning ahead in the drawings,
Meanwhile,
Further,
Further still,
Turning ahead in the drawings,
Method 1400 can comprise activity 1401 of decoupling a sacrificial layer from an electronic device. The electronic device can be similar or identical to electronic device 300 (
Further, method 1400 can comprise activity 1402 of coupling the electronic device to an object (e.g., organic tissue, consumables, etc.). In many embodiments, activity 1402 can be performed after activity 1401.
Further still, method 1400 can comprise activity 1403 of communicating (e.g., in real-time) with the electronic device to determine information about the object. In some embodiments, activity 1403 can be performed while the electronic device is coupled to the object. In many embodiments, when the object is organic tissue, activity 1403 can be performed to detect and/or diagnose multiple diseases of an organism having the organic tissue with clinical level sensitivity. In various embodiments, activity 1403 can be performed using any suitable mechanisms (e.g., a computer, an antenna, etc.) and medium (e.g., Bluetooth, Near Field Communication, Wi-Fi, a cable, a bus, etc.) for communication (e.g., wired or wireless communication) with the electronic device.
Although the invention has been described with reference to specific embodiments, it will be understood by those skilled in the art that various changes can be made without departing from the spirit or scope of the invention. Accordingly, the disclosure of embodiments is intended to be illustrative of the scope of the invention and is not intended to be limiting. It is intended that the scope of the invention shall be limited only to the extent required by the appended claims. To one of ordinary skill in the art, it will be readily apparent that the semiconductor device and its methods of providing the semiconductor device discussed herein may be implemented in a variety of embodiments, and that the foregoing discussion of certain of these embodiments does not necessarily represent a complete description of all possible embodiments. Rather, the detailed description of the drawings, and the drawings themselves, disclose at least one preferred embodiment, and may disclose alternative embodiments.
All elements claimed in any particular claim are essential to the embodiment claimed in that particular claim. Consequently, replacement of one or more claimed elements constitutes reconstruction and not repair. Additionally, benefits, other advantages, and solutions to problems have been described with regard to specific embodiments. The benefits, advantages, solutions to problems, and any element or elements that may cause any benefit, advantage, or solution to occur or become more pronounced, however, are not to be construed as critical, required, or essential features or elements of any or all of the claims.
Moreover, embodiments and limitations disclosed herein are not dedicated to the public under the doctrine of dedication if the embodiments and/or limitations: (1) are not expressly claimed in the claims; and (2) are or are potentially equivalents of express elements and/or limitations in the claims under the doctrine of equivalents.
This application claims the benefit of U.S. Provisional Patent Application No. 62/095,579, filed Dec. 22, 2014, and claims the benefit of U.S. Provisional Patent Application No. 62/115,233, filed Feb. 12, 2015. U.S. Provisional Patent Application No. 62/095,579 and U.S. Provisional Patent Application No. 62/115,233 are incorporated herein by reference in their entirety.
Number | Name | Date | Kind |
---|---|---|---|
3089801 | Tierney et al. | May 1963 | A |
3684637 | Andersen et al. | Aug 1972 | A |
3723635 | Smith | Mar 1973 | A |
4337107 | Eshleman | Jun 1982 | A |
4349593 | Blechstein | Sep 1982 | A |
4489487 | Bura | Dec 1984 | A |
4858073 | Gregory | Aug 1989 | A |
5098772 | af Strom | Mar 1992 | A |
5117114 | Street et al. | May 1992 | A |
5220488 | Denes | Jun 1993 | A |
5229882 | Rowland | Jul 1993 | A |
5252383 | Fukutake et al. | Oct 1993 | A |
5264063 | Martin | Nov 1993 | A |
5292686 | Riley et al. | Mar 1994 | A |
5453157 | Jeng | Sep 1995 | A |
5702980 | Yu et al. | Dec 1997 | A |
5714305 | Teng et al. | Feb 1998 | A |
5853511 | Fairbanks | Dec 1998 | A |
5861470 | Voss et al. | Jan 1999 | A |
5869150 | Iwamoto | Feb 1999 | A |
5890429 | Alam et al. | Apr 1999 | A |
5916652 | Miner et al. | Jun 1999 | A |
6051169 | Brown et al. | Apr 2000 | A |
6051508 | Takase et al. | Apr 2000 | A |
6083580 | Finestone et al. | Jul 2000 | A |
6177163 | Blok et al. | Jan 2001 | B1 |
6358832 | Edelstein et al. | Mar 2002 | B1 |
6482288 | Kreckel et al. | Nov 2002 | B1 |
6531389 | Shue et al. | Mar 2003 | B1 |
6541398 | Grill et al. | Apr 2003 | B2 |
6580035 | Chung | Jun 2003 | B1 |
6627037 | Kurokawa et al. | Sep 2003 | B1 |
6630289 | Kwok et al. | Oct 2003 | B1 |
6632746 | Kanegae et al. | Oct 2003 | B2 |
6670265 | Wang et al. | Dec 2003 | B2 |
6746969 | Shimada et al. | Jun 2004 | B2 |
6752160 | Chen | Jun 2004 | B2 |
6808773 | Shimamura et al. | Oct 2004 | B2 |
6825068 | Denis et al. | Nov 2004 | B2 |
6856670 | Hoheisel | Feb 2005 | B2 |
7212088 | Norregaard et al. | May 2007 | B1 |
7316942 | Sarma et al. | Jan 2008 | B2 |
7329601 | Miyajima | Feb 2008 | B2 |
7344993 | Balasubramaniam et al. | Mar 2008 | B2 |
7375341 | Nagarkar et al. | May 2008 | B1 |
7385224 | Ishii et al. | Jun 2008 | B2 |
7481901 | Toyoda et al. | Jan 2009 | B2 |
7538038 | Matsushita et al. | May 2009 | B2 |
7563026 | Mandelkern et al. | Jul 2009 | B2 |
7795006 | Nagino et al. | Sep 2010 | B2 |
7838328 | Isa | Nov 2010 | B2 |
7906193 | Yukawa et al. | Mar 2011 | B2 |
8038820 | Kim et al. | Oct 2011 | B2 |
8048251 | Yamashita et al. | Nov 2011 | B2 |
8383520 | Marrs | Feb 2013 | B2 |
8481859 | Haq et al. | Jul 2013 | B2 |
8992712 | Loy et al. | Mar 2015 | B2 |
8999778 | O'Rourke | Apr 2015 | B2 |
9076822 | Loy | Jul 2015 | B2 |
20020008839 | Miyai et al. | Jan 2002 | A1 |
20020018173 | Furukawa et al. | Feb 2002 | A1 |
20020081863 | Shimada et al. | Jun 2002 | A1 |
20030031296 | Hoheisel | Feb 2003 | A1 |
20030069331 | Teiichi et al. | Apr 2003 | A1 |
20030072889 | Abrams | Apr 2003 | A1 |
20030201465 | Ryuzaki et al. | Oct 2003 | A1 |
20040008298 | Kwok et al. | Jan 2004 | A1 |
20040110326 | Forbes et al. | Jun 2004 | A1 |
20050186801 | Uno et al. | Aug 2005 | A1 |
20050221542 | Yamazaki et al. | Oct 2005 | A1 |
20050221599 | Kanegae et al. | Oct 2005 | A1 |
20050233583 | Miyajima | Oct 2005 | A1 |
20050242341 | Knudson et al. | Nov 2005 | A1 |
20060017154 | Eguchi et al. | Jan 2006 | A1 |
20060019491 | Soda | Jan 2006 | A1 |
20060148141 | Seo et al. | Jul 2006 | A1 |
20060169485 | Kawaguchi et al. | Aug 2006 | A1 |
20060180815 | Sarma et al. | Aug 2006 | A1 |
20060192229 | Kato et al. | Aug 2006 | A1 |
20060194363 | Giesberg et al. | Aug 2006 | A1 |
20060207967 | Bocko et al. | Sep 2006 | A1 |
20060223282 | Amundson et al. | Oct 2006 | A1 |
20070054440 | Hu | Mar 2007 | A1 |
20070241436 | Ookubo et al. | Oct 2007 | A1 |
20080038885 | Lee et al. | Feb 2008 | A1 |
20080050548 | Abrams | Feb 2008 | A1 |
20080090338 | Tredwell et al. | Apr 2008 | A1 |
20080105877 | Yamazaki et al. | May 2008 | A1 |
20080122121 | Suda et al. | May 2008 | A1 |
20080179594 | Oh | Jul 2008 | A1 |
20080224243 | Lee | Sep 2008 | A1 |
20080315252 | Shim | Dec 2008 | A1 |
20090004419 | Cok et al. | Jan 2009 | A1 |
20090008132 | Takasawa et al. | Jan 2009 | A1 |
20090072122 | Tada et al. | Mar 2009 | A1 |
20090101903 | Chen et al. | Apr 2009 | A1 |
20090134390 | Kodama et al. | May 2009 | A1 |
20090202857 | Kerr et al. | Aug 2009 | A1 |
20090211791 | Tredwell et al. | Aug 2009 | A1 |
20090229874 | Katagiri et al. | Sep 2009 | A1 |
20090269874 | Huang et al. | Oct 2009 | A1 |
20090294767 | Lujan et al. | Dec 2009 | A1 |
20090296754 | Ledentsov et al. | Dec 2009 | A1 |
20100003512 | Ookubo et al. | Jan 2010 | A1 |
20100003513 | Ookubo et al. | Jan 2010 | A1 |
20100025675 | Yamazki et al. | Feb 2010 | A1 |
20100038023 | Kho et al. | Feb 2010 | A1 |
20100051189 | Kawabata et al. | Mar 2010 | A1 |
20100059171 | Chun et al. | Mar 2010 | A1 |
20100059747 | Nakayama et al. | Mar 2010 | A1 |
20100123131 | Tokunaga | May 2010 | A1 |
20100140807 | Kobayashi et al. | Jun 2010 | A1 |
20100154992 | Feinstein et al. | Jun 2010 | A1 |
20100155694 | Miller et al. | Jun 2010 | A1 |
20100183872 | Nonaka et al. | Jul 2010 | A1 |
20100203296 | Tsai et al. | Aug 2010 | A1 |
20100219410 | Godo et al. | Sep 2010 | A1 |
20100267203 | Chen et al. | Oct 2010 | A1 |
20100295161 | Koduri | Nov 2010 | A1 |
20100330748 | Chu et al. | Dec 2010 | A1 |
20110003442 | Wang et al. | Jan 2011 | A1 |
20110048611 | Carre et al. | Mar 2011 | A1 |
20110064953 | O'Rourke et al. | Mar 2011 | A1 |
20110069467 | Flaim et al. | Mar 2011 | A1 |
20110111194 | Carre et al. | May 2011 | A1 |
20110141076 | Fukuhara et al. | Jun 2011 | A1 |
20110141476 | Schmaelzle et al. | Jun 2011 | A1 |
20110227203 | Marrs et al. | Sep 2011 | A1 |
20110228492 | Haq et al. | Sep 2011 | A1 |
20110240988 | Yano | Oct 2011 | A1 |
20110318544 | Chen et al. | Dec 2011 | A1 |
20120061672 | O'Rourke | Mar 2012 | A1 |
20120107978 | Shin et al. | May 2012 | A1 |
20120146713 | Kim et al. | Jun 2012 | A1 |
20120164408 | Hwu et al. | Jun 2012 | A1 |
20120168836 | Lee et al. | Jul 2012 | A1 |
20120300419 | Tang et al. | Nov 2012 | A1 |
20120329249 | Ahn et al. | Dec 2012 | A1 |
20130075739 | Loy | Mar 2013 | A1 |
20130077033 | Li et al. | Mar 2013 | A1 |
20140008651 | Marrs | Jan 2014 | A1 |
20140254113 | Howard et al. | Sep 2014 | A1 |
20140340857 | Hsu et al. | Nov 2014 | A1 |
20150064385 | Flaim et al. | Mar 2015 | A1 |
20150097301 | Gandhi | Apr 2015 | A1 |
20150162392 | Lim et al. | Jun 2015 | A1 |
20160225653 | Marrs et al. | Aug 2016 | A1 |
20160260765 | Marrs | Sep 2016 | A1 |
20160260768 | Smith et al. | Sep 2016 | A1 |
20170062380 | Howard et al. | Mar 2017 | A1 |
Number | Date | Country |
---|---|---|
1332599 | Jan 2002 | CN |
1118075 | Aug 2003 | CN |
1454122 | Nov 2003 | CN |
101231972 | Jul 2007 | CN |
101288348 | Oct 2008 | CN |
103531442 | Jan 2014 | CN |
01198094 | Sep 1989 | JP |
07022795 | Jan 1995 | JP |
08148814 | Jul 1996 | JP |
11340462 | Oct 1999 | JP |
2000338454 | Dec 2000 | JP |
2004311912 | Nov 2004 | JP |
2004323543 | Nov 2004 | JP |
2005123576 | Dec 2005 | JP |
2007073559 | Mar 2007 | JP |
2007123861 | May 2007 | JP |
2007146121 | Jun 2007 | JP |
200971057 | Apr 2009 | JP |
2010067849 | Mar 2010 | JP |
2010226101 | Oct 2010 | JP |
2012212939 | Nov 2012 | JP |
20070103050 | Oct 2007 | KR |
100810708 | Mar 2008 | KR |
1020090098033 | Sep 2009 | KR |
1020100007703 | Jan 2010 | KR |
1020100043654 | Apr 2010 | KR |
1020130086807 | Aug 2013 | KR |
9852391 | Nov 1998 | WO |
2006088564 | Aug 2006 | WO |
2007083906 | Jul 2007 | WO |
2007108659 | Sep 2007 | WO |
2008005979 | Jan 2008 | WO |
2010051106 | May 2010 | WO |
2010065542 | Jun 2010 | WO |
2010138811 | Dec 2010 | WO |
2014054949 | Apr 2014 | WO |
2015058523 | Apr 2015 | WO |
2015156891 | Oct 2015 | WO |
2015175353 | Nov 2015 | WO |
2017034644 | Mar 2017 | WO |
2017034645 | Mar 2017 | WO |
Entry |
---|
R. Lujan and R. A. Street, Oxide TFTs for a flexible x-ray image sensor. Palo Alto Research Center. Flex Tech Alliance Presents: Metal Oxide TFT Devices and Technology Workshop (Jul. 2012). |
R. A. Street, W. S. Wong, T. Ng & R. Lujan. Amorphous silicon thin film transistor image sensors, Philosophical Magazine, 89:28-30, 2687-2697 (Oct. 2009). |
J. C. Park, S. Kim, S. Kim, C. Kim, I. Song, Y. Park, U. Jung, D. H. Kim, and J. Lee. Highly Stable Transparent Amorphous Oxide Semiconductor Thin-Film Transistors Having Double-Stacked Active Layers. Adv. Mater. 2010, 22, 5512-5516. |
R. A. Lujan and R. A. Street. Flexible X-Ray Detector Array Fabricated With Oxide Thin-Film Transistors. IEEE Electron Device Letters, vol. 33, No. 5, May 2012. |
International Search Report and Written Opinion from related Int'l Application No. PCT/US2015/029991 dated Jul. 31, 2015, 13 pages. |
International Search Report and Written Opinion for Int'l Application No. PCT/US2014/060501, Jan. 19, 2015, 14 pages. |
International Search Report and Written Opinion from related Int'l Application No. PCT/US2013/058284 dated Dec. 26, 2013, 12 pages. |
International Search Report and Written Opinion from related Int'l Application No. PCT/US2013/058293 dated Dec. 26, 2013, 12 pages. |
International Search Report and Written Opinion from related Int'l Application No. PCT/US2012/066833 dated Jan. 17, 2013, 11 pages. |
International Search Report and Written Opinion from related Int'l Application No. PCT/US2011/037207 dated Feb. 21, 2012, 10 pages. |
International Search Report and Written Opinion from related Int'l Application No. PCT/US2011/037226 dated Feb. 21, 2012, 10 pages. |
International Search Report and Written Opinion from related Int'l Application No. PCT/US2012/032388 dated Dec. 10, 2012, 10 pages. |
International Search Report and Written Opinion from related Int'l Application No. PCT/US2010/036569 dated Dec. 27, 2012, 11 pages. |
International Search Report and Written Opinion from related Int'l Application No. PCT/US2009/066259 dated May 5, 2010, 8 pages. |
International Search Report and Written Opinion from related Int'l Application No. PCT/US2009/066111 dated Oct. 25, 2010, 7 pages. |
International Search Report and Written Opinion from related Int'l Application No. PCT/US2009/066114 dated Mar. 9, 2010, 8 pages. |
International Search Report and Written Opinion for PCT/US2016/036505, dated Mar. 17, 2017. |
International Search Report and Written Opinion for PCT/US2016/036502, dated Mar. 6, 2017. |
Number | Date | Country | |
---|---|---|---|
20160181288 A1 | Jun 2016 | US |
Number | Date | Country | |
---|---|---|---|
62095579 | Dec 2014 | US | |
62115233 | Feb 2015 | US |