Hon-Sum Wong et al; Self-Aligned (Top & Bottom) Double-Gate MOSFET with a 25 nm Thick Silicon Channel; IEDM 97-427; pp. 16.6.1-16.6.4. |
D. Hisamoto et al.; A fully Depleted Lean-Channel Transistor (DELTA); IEDM 89-833; pp. 34.5.1-34.5.3. |
J. P. Colinge et al.; Silicon-On-Insulator “Gate-All-Around Device”; IEDM 90-597; pp. 25.4.1-25.4.4. |
J.P. Denton et al.; Fully Depleted Dual-Gated Thin-Film SOI P-Mosfet's Fabricated in SOI Islands with an Isolated Buried Polysilicon Backgate; IEEE Electron Device Letters, vol. 17, No. 11, Nov. 1996, pp. 509-511. |
D. Hisamoto et al.; A Folded-Channel MOSFET for Deep-Sub-Tenth Micron Era; 1994 Symposium on VLSI Technology Digest of Technical Papers. |
M. Horiuchi et al; High-Current, Small Parasitic Capacitance MOS FET on a Poly-Si Interlayered (PSI) SOI Wafer; 1995 Symposium on VLSI Technology Digest of Technical Papers; pp. 33-34. |
B. Majkusiak; Semiconductor Thickness Effects in the Double-Gate SOI MOSFET; IEEE Transactions on Electron Devices, vol. 45, No. 5, May 1998. |
H. Liu; Thin Silicide Development for Fully-Depleted SOI CMOS Technology; IEEE Transactions on Electron Devices, vol. 45, No. 5, May 1998. |
H. Takato et al.; High Performance CMOS Surrounding Gate Transistor (SGT) for Ultra High Density LSIs; IEDM 88-222. |