Patent Application
20200287019
The present invention relates to semiconductor device fabrication and integrated circuits and, more specifically, to structures for a field-effect transistor and methods of forming a field-effect transistor.
Device structures for a field-effect transistor generally include a body region, a source and a drain defined in the body region, and a gate electrode configured to switch carrier flow in a channel formed during operation in the body region. When a control voltage exceeding a designated threshold voltage is applied to the gate electrode, carrier flow occurs in the channel between the source and drain to produce a device output current. For a planar field-effect transistor, the body region and channel are located beneath the top surface of a substrate on which the gate electrode is supported.
A fin-type field-effect transistor (FinFET) is a non-planar device structure that may be more densely packed in an integrated circuit than planar field-effect transistors. A FinFET may include one or more fins composed of semiconductor material, heavily-doped source/drain regions, and a gate electrode that wraps about a channel located in the fin body between the source/drain regions. The wrapped arrangement between the gate electrode and fin body improves control over the channel and reduces the leakage current when the FinFET is in its ‘Off’ state in comparison with planar transistors. This, in turn, promotes lower threshold voltages than in planar transistors, and results in improved performance and lowered power consumption.
Device structures for a field-effect transistor include a sidewall spacer arranged to surround the gate electrode. In an effort to reduce capacitance, the sidewall spacer may be composed of a low-k dielectric material characterized by a lower permittivity in comparison with other types of dielectric materials, such as silicon nitride. The reduction in capacitance may be achieved by using a carbon-containing oxide as the low-k dielectric material. However, the carbon contained in the sidewall spacers may be mobile, which permits diffusion from the sidewall spacers into other portions of the field-effect transistor. The unwanted presence of carbon can negatively impact dopant profiles in the source/drain regions. For example, carbon may cluster with a dopant, such as boron, in the source/drain regions and thereby reduce dopant activation.
A low-k sidewall spacer may also be prone to erosion during a replacement gate process. In a less severe case, the erosion results in a lengthening of the gate electrode adding variability to the device electrostatics. In more severe cases, the erosion may permit the formation of a pathway connecting the space formed by the removal of a dummy gate and one or both of the source/drain regions. The pathway is subsequently filled with conductor when the metal gate is formed. This conductor-filled pathway can generate a short between the metal gate electrode and the source/drain region.
Improved structures for a field-effect transistor and methods of forming a field-effect transistor are needed.
In an embodiment, a structure includes a gate structure an active region comprised of a semiconductor material, a first sidewall spacer adjacent to the gate structure, and a second sidewall spacer including a section arranged between the first sidewall spacer and the active region. The first sidewall spacer is composed of a low-k dielectric material.
In an embodiment, a method includes forming a gate structure over an active region composed of semiconductor material, forming a first sidewall spacer adjacent to the gate structure, and forming a section of a second sidewall spacer arranged between the first sidewall spacer and the active region. The first sidewall spacer is composed of a low-k dielectric material.
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate various embodiments of the invention and, together with a general description of the invention given above and the detailed description of the embodiments given below, serve to explain the embodiments of the invention.
With reference to
A dielectric layer 14 is arranged to surround and bury lower sections of the semiconductor fins 10, and upper sections of the semiconductor fins 10 are exposed above a top surface 17 of the dielectric layer 14. In an embodiment, the dielectric layer 14 may be composed of a dielectric material, such as silicon dioxide, deposited by chemical vapor deposition. The dielectric layer 14 may be recessed, subsequent to deposition, with an etching process to expose the upper sections of the semiconductor fins 10. The upper sections of the semiconductor fins 10 extend upwardly from the top surface 17 of the dielectric layer 14 to the top surface 11 of each semiconductor fin 10, and the lower sections of the semiconductor fins 10 are electrically isolated by the dielectric layer 14.
Gate structures 16 are arranged to extend across the semiconductor fins 10 and the top surface 17 of the dielectric layer 14. The gate structures 16, which are lengthwise oriented transverse to the lengths of the semiconductor fins 10 and which may have been cut into segments, overlap with respective channel regions in the semiconductor fins 10 at spaced-apart locations. Each gate structure 16 includes sidewalls 15 that extend upwardly from the dielectric layer 14 and overlap with the top surface 11 and sidewalls 13 of the semiconductor fins 10.
The gate structures 16 may include a dummy gate composed of a polycrystalline semiconductor material, such as polysilicon, and a thin dielectric layer (e.g., silicon dioxide) arranged between the dummy gate and the exterior surfaces (e.g., the top surface 11) of the semiconductor fins 10. The gate structures 16 may be formed by depositing the materials of the dummy gate and thin dielectric layer over the semiconductor fins 10 and the dielectric layer 14, and patterning the materials with lithography and etching processes. The gate structures 16 constitute placeholders that are subsequently removed and replaced by other gate structures.
A gate cap 18 is arranged on the top surface of each gate structure 16. The gate caps 18 may be composed of a dielectric material, such as silicon nitride, deposited by chemical vapor deposition.
With reference to
A dielectric layer 22 is formed over the top surface 11 and sidewalls 13 of each semiconductor fin 10, the dielectric layer 14, and the sidewalls 15 of each gate structure 16. The dielectric layer 20, which is deposited before the deposition of the dielectric layer 20, is arranged between the dielectric layer 22 and the top surface 11 and sidewalls 13 of the semiconductor fins 10, the dielectric layer 14, and the sidewalls 15 of the gate structures 16. The dielectric layer 22 may be composed of a dielectric material having a dielectric constant that is less than the dielectric constant of the dielectric layer 20. For example, the dielectric layer 22 may be composed of a low-k dielectric material containing carbon, such as a carbon-doped silicon oxide like SiOCN or SiOC. The dielectric layer 22 may be conformally deposited by, for example, atomic layer deposition, and may have a nominally equal thickness on all coated surfaces with an adopted topology.
The dielectric layer 20 is not removed, or otherwise etched, following the implantations, which means that the dielectric layer 20 is not removed, or otherwise etched, before the dielectric layer 22 is deposited. Instead, the dielectric layer 20 is retained on the top surface 11 and sidewalls 13 of each semiconductor fin 10, the dielectric layer 14, and the sidewalls 15 of each gate structure 16, and eventually appears in part in the completed device structure. Instead of being fully sacrificial, the dielectric layer 20 is only semi-sacrificial due to the retained portion.
With reference to
Each bilayer spacer 24 further includes an outer sidewall spacer 30 that is formed by the anisotropic etching process from the dielectric layer 22. One of the sections 28 of the dielectric layer 20 is arranged in a horizontal direction between each outer sidewall spacer 30 and the sidewall 15 of the associated gate structure 16. One of the sections 27 of the dielectric layer 20 is arranged in a vertical direction between each outer sidewall spacer 30 and the top surface 11 of the associated semiconductor fin 10. The dielectric layers 20, 22 may be removed by the anisotropic etching process from the top surface 11 of each semiconductor fin 10 adjacent to the bilayer spacer 24.
Source/drain regions 32 may be formed in each semiconductor fin 10 by etching shaped cavities using an isotropic etching process and/or an anisotropic etching process and epitaxially growing semiconductor material from the semiconductor fins 10. As used herein, the term “source/drain region” means a doped region of semiconductor material that can function as either a source or a drain of a field-effect transistor. The source/drain regions 32 may be composed of epitaxial semiconductor material that is grown in the cavities with an epitaxial growth process and that adopts the shape of the cavities inside the semiconductor fins 10. Outside of the cavities, the epitaxial semiconductor material of the source/drain regions 32 may adopt a faceted shape. The epitaxial semiconductor material may be composed of, for example, silicon germanium (SiGe) or carbon-doped silicon (Si:C), and may include a dopant introduced during growth to provide a given conductivity type. For the formation of a p-type field-effect transistor, the semiconductor material of the source/drain regions 32 may be doped with a p-type dopant (e.g., boron (B)) that provides p-type conductivity. For the formation of an n-type field-effect transistor, the semiconductor material of the source/drain regions 32 may be doped with an n-type dopant (e.g., phosphorus (P) and/or arsenic (As)) that provides n-type conductivity.
The sections 27 of the dielectric layer 20 are arranged between the outer sidewall spacers 30 and the source/drain regions 32 during the growth of, and following the growth of, the source/drain regions 32. The sections 27 of the dielectric layer 20 function as a diffusion barrier that prevents or reduces the thermally-induced migration of a mobile atomic species, such as carbon atoms, from the outer sidewall spacers 30 to the source/drain regions 32.
With reference to
With reference to
With reference to
The sections 27 of the inner sidewall spacers 26 are arranged below the outer sidewall spacers 30 and, therefore, between the outer sidewall spacers 30 and the top surface 11 of each semiconductor fin 10. Each section 27 is laterally arranged between an inner edge 31 and an outer edge 33 of the associated overlying sidewall spacer 30. During the etching process removing the gate structures 16, the sections 27 of the inner sidewall spacers 26 protect the underlying source/drain regions 32 and/or semiconductor fin 10 against etching, which reduces the risk of shorting between the subsequently-formed metal gate structures and the source/drain regions 32. The removal of the sections 28 of the inner sidewall spacers 26 slightly widens the openings 38. This widening is controlled and contained by the etch selectivity between the material of the inner sidewall spacers 26 and the material of the outer sidewall spacers 30.
With reference to
The inner edge 31 of each outer sidewall spacer 30 is in direct contact with the associated gate structure 40, and the outer edge 33 of each outer sidewall spacer 30 is spaced from the inner edge 31 by the thickness of the outer sidewall spacer 30. The section 27 of each inner sidewall spacer 26 may extend with a uniform thickness from the inner edge 31 of the associated outer sidewall spacer 30 to the outer edge 33 of the associated sidewall spacer 30. In an embodiment, each section 27 may be aligned with the inner edge of the respective overlying outer sidewall spacer 30. Each section 27 may be in direct contact with the associated gate structure 40 over an area below the inner edge 31 of the associated outer sidewall spacer 30. In an embodiment, each section 27 may be in direct contact with the associated gate structure 40 over an area that is directly below the inner edge 31 of the associated outer sidewall spacer 30. Each section 27 may terminate at, or proximate to, the outer edge 33 of the outer sidewall spacer 30.
A cap layer 44 is formed over the interlayer dielectric layer 36 after the gate structures 40 are formed. Contacts 46 are formed in contact openings that extend through the cap layer 44, interlayer dielectric layer 36, and the CESL 34 to the source/drain regions 32. The contacts 46 may contain a metal silicide, such as tungsten silicide, titanium silicide, nickel silicide, or cobalt silicide, and a metal fill, such as tungsten, that are deposited and planarized.
With reference to
For example and as shown in
As another example and as shown in
The methods as described above are used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (e.g., as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. The chip may be integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either an intermediate product or an end product. The end product can be any product that includes integrated circuit chips, such as computer products having a central processor or smartphones.
References herein to terms modified by language of approximation, such as “about”, “approximately”, and “substantially”, are not to be limited to the precise value specified. The language of approximation may correspond to the precision of an instrument used to measure the value and, unless otherwise dependent on the precision of the instrument, may indicate+/−10% of the stated value(s).
References herein to terms such as “vertical”, “horizontal”, etc. are made by way of example, and not by way of limitation, to establish a frame of reference. The term “horizontal” as used herein is defined as a plane parallel to a conventional plane of a semiconductor substrate, regardless of its actual three-dimensional spatial orientation. The terms “vertical” and “normal” refer to a direction perpendicular to the horizontal, as just defined. The term “lateral” refers to a direction within the horizontal plane.
A feature “connected” or “coupled” to or with another feature may be directly connected or coupled to or with the other feature or, instead, one or more intervening features may be present. A feature may be “directly connected” or “directly coupled” to or with another feature if intervening features are absent. A feature may be “indirectly connected” or “indirectly coupled” to or with another feature if at least one intervening feature is present. A feature “on” or “contacting” another feature may be directly on or in direct contact with the other feature or, instead, one or more intervening features may be present. A feature may be “directly on” or “in direct contact with” another feature if intervening features are absent. A feature may be “indirectly on” or “in indirect contact with” another feature if at least one intervening feature is present.
The descriptions of the various embodiments of the present invention have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the described embodiments. The terminology used herein was chosen to best explain the principles of the embodiments, the practical application or technical improvement over technologies found in the marketplace, or to enable others of ordinary skill in the art to understand the embodiments disclosed herein.
