The present invention is related to the field of high frequency and low power impedance electrical interconnects.
Spring pin sockets are commonly used for testing packaged Integrated Circuits (ICs) in any application where a direct solder connection is undesirable. Testing ICs during manufacturing and burn-in testing are examples of this. Additionally, spring pins can be used to electrically connect one printed circuit board (PCB) to another PCB. A spring pin provides a mechanically compliant connection that can deal with physical tolerance differences between parts, however there are performance impacts from using spring pins. High-speed digital or analog signals are negatively impacted by impedance discontinuities while traveling through the spring-pins and high-speed power signals are negatively impacted by the relatively high inductance of individual spring-pins or high capacitance of spring-pin arrays.
High-speed signals typically run on a 50-ohm transmission line. Common examples of this are coax cables, a strip-line trace in an IC package, or a micro-strip or strip-line trace on a PCB. Each of the previously mentioned examples are impedance controlled within certain manufacturing tolerances, for example 50 ohms+/−5 ohms is common on PCBs. In industry only a small quantity of spring pin interconnects are impedance controlled and these are typically significantly more expensive than non-impedance controlled interconnects.
Impedance control is done by adjusting the spacing between the signal and return path (also referred to as “ground”) and taking into account the dielectric material or materials between signal and ground. Given knowledge of the dielectrics and physical dimensions of the conductor and return, the impedance can be calculated or simulated in a 3D field solver.
Common transmission line structures have well known equations for calculating their impedance. For example, the equation for the impedance of a coax transmission line is:
Where L=inductance, C=capacitance, μ=permeability, ϵ=dielectric constant, D=outer diameter of conductor, d=inner diameter of conductor
The most common way to impedance control spring-pin interconnects is to create a conductive coaxial structure around a single pin that using the above equation can be designed to create a 50 ohm transmission line. Most commonly this is created by drilling a holes in a block of aluminum and using plastic non-conductive donut-like inserts to keep spring-pins centered in the hole and not touching the conductive block. This is relatively simple to manufacture but adds significant cost in assembly since it is normally done by hand.
It would be desirable to provide a manufacturing solution that provides for better performance and provides for lower manufacturing costs for volume production.
The present invention provides for a novel method that overcomes the drawbacks of the prior art proposals by providing a novel alternate method of constructing a coax spring-pin socket that furnishes better performance and is easier to manufacture in volume using common dielectrics and copper plating.
The process described in the present invention starts with a dielectric block of material. In one application of this patent we can use a lamination of PCB dielectric layers. This dielectric block is then drilled, plated, etched, and drilled in steps detailed later that allow for the construction of a coaxial structure for the signal pins, and a ground structure for ground pins. This is a highly configurable design process that can be quickly adjusted and customized for each design.
The methodology of the present invention described herein with reference to the drawings of
The process steps to create coaxial signal pin path of the present invention are as follows:
Step 1, as shown in
First in accordance with the present application, the body 1 is created by laminating a PCB core and PCB pre-preg laminates together to form a single sheet of material. The material can be varying thicknesses depending on the quantity and thickness of the construction laminates. This can also be machined to a target thickness if needed. This thickness will typically be between 0.100 and 0.200 inches thick and will depend on the spring pin used as well as the device under test (DUT) mating requirements, such as LGA (land grid array), BGA (ball grid array), or if a “floating plate” is required.
Additionally, a layer or copper 2 is added or left on the top and bottom of the body 1. This will later be used for electroplating.
The next step, step 2 shown in
For the construction of a coax structure a primary hole 3 as well as a one or more vent holes 4 are drilled in offset from the spring-pin location. The vent holes provide two benefits: First the vent holes 4 allow for plating solution to flow through the body more easily and enable better plating. Second, the vent holes 4 provide a signal return path that is adjacent to the large coax return path and connects to the top or bottom of the socket.
Step 3 shown in
Electro-plate copper 5 into the hole of the dielectric body 1. This process requires several steps but is a common process in the industry. The basic steps are chemically cleaning the holes. This process itself has several steps and can include among others plasma-desmear, acid or caustic rinse cycles. A conductive seed layer is applied that allows for electro-plating into the hole. This is most commonly immersion in an electroless copper solution but can be other conductive materials. An electrical current is then applied while the dielectric body 1 it is submerged into a copper plating solution.
Additional plating will be added to prevent the copper from oxidizing or to provide a lower and more stable contact resistance between the spring-pin and plating on the dielectric body.
The two most common solutions for this will be “hard gold” plated over nickel plated on the existing copper and ENEPIG. “Hard gold” refers to an impurity added into the gold to make it harder. ENEPIG stands for electroless nickel electroless palladium immersion gold and it replaces hard gold with palladium for hardness and immersion gold.
Step 4, see
This copper must be removed to create a larger gap between the return path and the spring-pin. This can be done chemically or physically in one of several ways. The likely options are masking and chemically etching the copper, drilling out the copper, or laser ablating the copper for example. In this instance we will mask and etch the copper.
In step 5, (see
Two drill operations are done to drill the hole that the spring pin plunger will go through 8 and a drill to remove the plating or conductive connection 9 inside the coax hole 3.
Step 6 for the pin assembly is illustrated in
In step 6A-6E two pieces of construction described in steps 1-5 are used to retain a spring pin 8. If needed, other steps are added at this point such as lead in features, a solder-ball nest 11, alignment features, and or mechanical attachment features.
If required step 1,
Step 4,
Step 5,
The optional solderball nest 11 helps align the DUT's 20 solder balls 21 with the spring pins 8. Additionally, it limits the depth the solder balls 21 can compress the spring pins (8) preventing damage from over-compression. This is shown in
The optional dielectric separator 13 provides electrical isolation between the plated copper on the socket body 10 and the PCB pads 31.
Step 7 involves the socket assembly shown in
An alignment pin 25 is used to align the following pieces together; the guide plate 22, the solder ball nest 11, both halves of the socket body 10, the pin guide frame 12, and dielectric separator as shown in
Screws 24 are used to capture all aligned pieces together so the socket can be handled as an assembly. The alignment pin protrudes out the bottom of the socket and is used to align the socket to the PCB 30. Additional screws 23 are used to screw the socket down to the PCB 30.
The selection of drill for the outer diameter of the primary hole (3) in addition to the diameter of the spring-pin (8) plus the dielectric constant of air gives us the following equation of the
Where D=dimension of the primary hole (3) minus 2*plating thickness, d=outer diameter of spring-pin
For any given design a drill size can be selected to create the target impedance. This allows for easy adjustment of the socket impedance which provides the maximum signal integrity performance.
Alternate pin types are described below for the present invention.
The three alternate pin types for the present invention include: a generic pin,
Generic Pin
The generic pin is used for any pin that does not meet any of the criteria for the other 3 pins. A generic pin cavity has no plating in the holes. It is the simplest construction pin cavity.
Step 1: Use same socket body created in step 1 for coax pin structure
Step 2: Chemically or mechanically remove the copper around the pin location 19
Step 3: Drill a two-step hole where the smaller hole diameter allows the spring pin 8 plunger 17 to pass through the hole and stop the barrel 18 from passing. This step captures the pin in the socket.
Ground Pin
The ground pin or return path pin must be electrically connected to the return path of the coax signal pin. Ground pins are made the following the steps shown in
Step 1: Use same socket body created in step 1 for coax pin structure
Step 2: Drill a two-step hole in the desired location 14.
Step 3: Plate the hole with copper, nickel, and hard gold. The diameter of the small part of the two step hole 14 drilled in step 2 should allow the plunger of the spring pin 17 to pass through while being too small to allow the barrel 18 from passing through.
In
For best performance there should be at least one adjacent ground pin to every coax signal pin. See
Power Pin
The power pin is similar to the ground pin but it is isolated from the ground plane and can have adjacent vias to enable greater current carrying capacity or lower impedance. For example a power pin may have an impedance in the range of 0.6 to 10 ohms and a current carrying capacity up to 10 amps. Power pins are made following the steps shown in
Step 1: Use same socket body created in step 1 for coax pin structure
Step 2: Etch the copper around the power pin but leave a path between the additional vias and spring pin hole 34. Step 3: Drill two stepped via 34 and vias 15.
Step 4: Plate the vias with copper, nickel, and hard gold.
Panelized Manufacturing:
While there are alternate manufacturing methods of the concept for those skilled in the art the above-mentioned processes is designed to be manufactured using common PCB manufacturing process which are a panelized and highly optimized process. Creating sockets using PCB manufacturing equipment allow for high volumes of sockets to be manufactured with lower cost than the standard manufacturing processes.
This also allows for easy customization using common PCB tools to select specialized hole patterns that are application specific to the target design. The overwhelming majority of sockets do not distinguish between contacts and thus have a single pin structure for every type of signal pin, power pin, or ground pin. Having sockets with customizable structures for each pin type will provide a performance advantage compared to a single pin structure.
While presently preferred embodiments have been described for purposes of the disclosure numerous changes in the arrangement of method steps and apparatus parts can be made by those skilled in the art. Such changes are encompassed within the spirit of the invention as defined by the appended claims.
Number | Name | Date | Kind |
---|---|---|---|
4678865 | Sherwin | Jul 1987 | A |
5477159 | Hamling | Dec 1995 | A |
5791911 | Fasano | Aug 1998 | A |
5959514 | Smith et al. | Sep 1999 | A |
6028497 | Allen | Feb 2000 | A |
6479764 | Frana et al. | Nov 2002 | B1 |
6495938 | Naito et al. | Dec 2002 | B2 |
6512389 | Kocher | Jan 2003 | B1 |
6707311 | Hohenwarter | Mar 2004 | B2 |
6717060 | Kragl | Apr 2004 | B2 |
6802720 | Weiss et al. | Oct 2004 | B2 |
7091424 | Oggioni et al. | Aug 2006 | B2 |
7230318 | Kripesh et al. | Jun 2007 | B2 |
7282378 | Yoshida | Oct 2007 | B2 |
7310455 | Yakymyshyn et al. | Dec 2007 | B2 |
7364461 | Back | Apr 2008 | B1 |
7423439 | Kasukabe et al. | Sep 2008 | B2 |
7767913 | Corisis et al. | Aug 2010 | B2 |
7815466 | Yaghmai et al. | Oct 2010 | B2 |
8026733 | Lee et al. | Sep 2011 | B2 |
8354601 | Russell | Jan 2013 | B2 |
9685717 | Warwick et al. | Jun 2017 | B2 |
10534033 | Nakamura | Jan 2020 | B2 |
11171434 | Narumi | Nov 2021 | B2 |
20020131256 | Smith | Sep 2002 | A1 |
20070018190 | Kim et al. | Jan 2007 | A1 |
20080185180 | Cheng et al. | Aug 2008 | A1 |
20090020326 | Takahashi et al. | Jan 2009 | A1 |
20090086446 | Sugimoto | Apr 2009 | A1 |
20130078860 | Rathburn | Mar 2013 | A1 |
20130203298 | Zhou | Aug 2013 | A1 |
20170059611 | Lesnikoski | Mar 2017 | A1 |
20170187133 | Sepic | Jun 2017 | A1 |
20170231099 | Mundt | Aug 2017 | A1 |
20190128950 | Mardi | May 2019 | A1 |
Number | Date | Country | |
---|---|---|---|
20230180397 A1 | Jun 2023 | US |