The present invention relates, in general, to electronics and, more particularly, to methods for forming electronic devices such as semiconductor dies.
In the past, the semiconductor industry utilized various methods and equipment to singulate individual semiconductor die from a semiconductor wafer on which the die was manufactured. Typically, a technique called scribing or dicing was used to either partially or fully cut through the wafer with a diamond cutting wheel along scribe grids or singulation lines that were formed on the wafer between the individual die. To allow for the alignment and the width of the dicing wheel each scribe grid usually had a large width, generally about one hundred fifty (150) microns, which consumed a large portion of the semiconductor wafer. Additionally, the time required to scribe each singulation line on the semiconductor wafer could take over one hour or more. This time reduced the throughput and manufacturing capacity of a production facility.
Other methods, which have included thermal laser separation (TLS), laser ablation dicing, and plasma dicing, have been explored as alternatives to scribing. Plasma dicing is a promising process compared to scribing and other alternative processes because it supports narrower scribe lines, has increased throughput, and can singulate die in varied and flexible patterns. However, plasma dicing has had manufacturing implementation challenges. Such challenges have included non-compatibility with wafer backside layers, such as back metal layers, because the etch process has been unable to effectively remove or separate the backside layers from the singulation lines. Removing or separating the backside layers from the scribe lines is necessary to facilitate subsequent processing, such as pick-and-place and assembly processes.
Accordingly, it is desirable to have a method of singulating die from a semiconductor wafer that removes or separates the backside layers from within the singulation lines. It would be beneficial for the method to be cost effective and to minimize any damage to or contamination of the separated die.
For simplicity and clarity of the illustration, elements in the figures are not necessarily drawn to scale, and the same reference numbers in different figures denote the same elements. Additionally, descriptions and details of well-known steps and elements are omitted for simplicity of the description. For clarity of the drawings, certain regions of device structures, such as doped regions or dielectric regions, may be illustrated as having generally straight line edges and precise angular corners. However, those skilled in the art understand that, due to the diffusion and activation of dopants or formation of layers, the edges of such regions generally may not be straight lines and that the corners may not be precise angles. The terms first, second, third and the like in the claims or/and in the Detailed Description of the Drawings, as used in a portion of a name of an element are used for distinguishing between similar elements and not necessarily for describing a sequence, either temporally, spatially, in ranking or in any other manner. It is to be understood that the terms so used are interchangeable under appropriate circumstances and that the embodiments described herein are capable of operation in other sequences than described or illustrated herein. Furthermore, the term “major surface” when used in conjunction with a semiconductor region, wafer, or substrate means the surface of the semiconductor region, wafer, or substrate that forms an interface with another material, such as a dielectric, an insulator, a conductor, or a polycrystalline semiconductor. The major surface can have a topography that changes in the x, y and z directions. Also, it is to be understood that where it is stated herein that one layer or region is formed on or disposed on a second layer or another region, the first layer may be formed or disposed directly on the second layer or there may be intervening layers between the first layer and the second layer. In addition, as used herein, the term formed on is used with the same meaning as located on or disposed on and is not meant to be limiting regarding any particular fabrication process.
In the cross-section illustrated, wafer 10 can include a bulk substrate 11, such as a silicon substrate, which can include opposing major surfaces 21 and 22. In other embodiments, bulk substrate 11 can comprise other semiconductor materials such as heterojunction semiconductor materials or substrate 11 can be an insulating material such as ceramic materials. In one embodiment, contact pads 24 can be formed along, in, on, or above portions of major surface 21 to provide for electrical contact between structures formed within substrate 11 and next levels of assembly or external elements. For example, contact pads 24 can be formed to receive bonding wires or clips that subsequently may be attached to contact pads 24, or contact pads 24 can be formed to receive a solder ball, bump or other type of attachment structure. Contact pads 24 generally can be a metal or other conductive material. Typically, a dielectric material 26 such as, a blanket deposited dielectric layer can be formed on or overlying major surface 21 to function as a passivation layer for wafer 10. In one embodiment, dielectric material 26 can be a material that etches at a slower rate than that of substrate 11. In one embodiment, dielectric material 26 can be a silicon oxide, silicon nitride, or polyimide when substrate 11 is silicon. It should also be noted that a separate polymer protective layer, such as a patterned protective layer, can be used to protect the areas not intended to be etched during subsequent processing. In one embodiment, the patterned protective layer can be a patterned photoresist layer. An example of such a protective layer is noted as element 35 in
In one embodiment, openings can be formed in dielectric material 26 (and other dielectric layers that can be formed above or below dielectric material 26) to expose underlying surfaces of contact pads 24 and surfaces of substrate 11 where singulation lines 13, 15, 17, and 19 are to be formed. In one embodiment, the patterned photoresist layer describes previously can be used to form the openings with an etch process. As illustrated in
Apparatus 60 can include a compression chamber 62 sized to accommodate wafer 10 and frame 40 depending upon the sizes of such structures. In one embodiment, compression chamber 62 is bounded on all sides by a plurality of generally vertical sidewalls 63 that extend generally upward from a lower chamber wall or surface 67. Sidewalls 63 can be attached to lower chamber wall 67 using any suitable attachment devices capable of maintaining pressure with compression chamber 62. Compression chamber 62 further includes an upper chamber wall or surface 68, which can include an opening 69 to accommodate a compression or pressure plate 71 or to provide an entrance for a non-compressible fluid. Compression chamber 62 and can be any suitable shape appropriate for processing wafer 10 and frame 40 or other holding structures.
Compression plate 71 is movably associated or attached within compression chamber 62 and adapted to apply a controlled and substantially uniform pressure to wafer 10 through a pressure transfer vessel 73 containing a fluid 74. In one embodiment, vessel 73 can be a fluid filled bladder that is oriented between wafer 10 and compression plate 71. In one embodiment, vessel 73 comprises a cross-linked polymer material that exhibits high elastic deformation, such as a rubber or other materials as known to those of ordinary skill in the art. In one embodiment, vessel 73 is a static pressure balloon. In one embodiment, fluid 74 can be water. In one embodiment, fluid 74 can be water that is anaerobic (that is, water having low dissolved oxygen content or that has been deoxygenated). In some embodiments, fluid 74 can be heated above room temperature. In some embodiments, fluid 74 can be heated to a temperature in range from about 35 degrees Celsius to about 65 degrees Celsius. In one embodiment, fluid 74 can be heated to a temperature in range from about 45 degrees Celsius to about 55 degrees Celsius. In other embodiments, fluid 74 can be a fluid having a higher viscosity than water. In some embodiments, fluid 74 can be liquid-crystalline material. In still other embodiments, vessel 73 can be filled with a solid material, such as synthetic microspheres, carbon nanotubes, graphene, or other solid or solid-like materials that can impart or transfer pressure from compression plate 71 to carrier tape 30 without damaging wafer 10. In some embodiments, vessel 73 can be filled with a gas. In accordance with the present embodiment and illustrated in
In an optional embodiment, a pressure plate 77 can be detachably placed in between vessel 73 and carrier tape 30 above or in spaced relationship with wafer 10 and layer 28. In one embodiment, pressure plate 77 can be a low-alloy, medium-carbon steel or high-carbon steel material with high yield strength, such as spring steel. Such a material allows pressure plate 77 to return to its original shape despite any significant bending. In one embodiment, pressure plate 77 can be a generally flat plate where the major surfaces lie in substantially parallel horizontal planes. In other embodiments, pressure plate 77 can have a lower surface (that is, the surface adjoining carrier tape 30) configured to first apply pressure to the outer portions of wafer 10 before or slightly before pressure applied to the more central portion of wafer 10. For example, in one embodiment pressure plate 77 can have a slightly concave major surface adjoining carrier tape 30 without pressure applied with vessel 73. In another embodiment, pressure plate 77 can have a slightly raised ridge, for example, in the shape or form of a ring around an outer periphery of pressure plate 77.
In some embodiments, a protective film or protective pad 83 is placed between wafer 10 and lower chamber wall 67 to protect and/or cushion wafer 10 during the separation of back layer 28. In one embodiment, protective film 83 is a non-adhesive film or a low adhesive film where the adhesive strength is selected so as to minimize the occurrence of individual die being removed from carrier tape 30 after separation of back layer 28 has occurred. In other embodiments, protective film 83 can have a high adhesive strength (that is, higher than the adhesive strength of carrier tape 30) if it is desired to have the separated die adhere to protective film 83, for example, for additional processing to the back side of wafer 10.
In some embodiments, a controlled downward pressure (represented by arrows 701 and 702) is applied through compression plate 71 using, for example, a stepper motor driving a threaded shaft attached to compression plate 71. In other embodiments, compression plate 71 can be adjusted using hydraulic or pneumatic techniques. In some embodiments, compression plate 71 can be adjusted manually. It is understood that apparatus 60 may include other sealing devices, fluid heating and delivery devices, and measurement and control systems that are not illustrated for the ease of understanding embodiments of the present invention. Suitable apparatus that can be configured in accordance with the description provided herein are available from Instron® of Norwood, Massachusetts, U.S.A. and Geocomp Corporation of St. Johns, New York, U.S.A.
From all of the foregoing, one skilled in the art can determine that, according to one embodiment, a method of singulating a wafer (for example, element 10) comprises providing a wafer (for example, element 10) having a plurality of die (for example, elements 12, 14, 16, 18) formed on the wafer and separated from each other by spaces, wherein the wafer has first and second opposing major surfaces (for example, elements 21, 22), and wherein a layer of material (for example, element 28) is formed along the second major surface. The method comprises placing the wafer onto a carrier substrate (for example, element 30). The method comprises singulating the wafer through the spaces to form singulation lines (for example, elements 13, 15, 17, 19), wherein singulating comprises stopping in proximity to the layer of material. The method comprises applying a pressure substantially uniformly along the second major surface to separate the layer of material in the singulation lines.
In one embodiment of the foregoing method, after applying the pressure portions (for example, element 280) of the separated layer of material remain on the carrier substrate. In another embodiment, applying the pressure can include applying the pressure through the carrier substrate with a fluid filled vessel (for example, element 73) and the fluid filled vessel has a width that exceeds that of the wafer. In a further embodiment, the fluid filled vessel can contain water. In a still further embodiment, the water can be deoxygenated. In another embodiment, the method can further include placing a pressure plate between the fluid filled vessel and the carrier substrate, and wherein providing the wafer can comprise providing a semiconductor wafer where the layer of material comprises a conductive material, placing the wafer onto the carrier substrate can comprise placing onto a carrier tape attached to a frame, applying the pressure can comprise applying in a compression chamber, and applying the pressure can comprise a pressure from about 500 KPa to about 5000 KPa. In a further embodiment, the method can further comprise heating the wafer while applying the pressure. In a still further embodiment, the wafer can be heated to a temperature from about 35 degrees Celsius to about 65 degrees Celsius. In another embodiment, the method can further comprise placing a protective film proximate to the first major surface of the wafer before applying the pressure.
From all of the foregoing, one skilled in the art can determine that, according to another embodiment, a method for batch singulating a semiconductor wafer comprises providing the semiconductor wafer (for example, element 10) having a plurality of die (for example, elements 12, 14, 16, 18) formed on the semiconductor wafer and separated from each other by spaces, wherein the semiconductor wafer has first and second opposing major surfaces (for example, elements 21, 22), and wherein a layer of material (for example, element 28) is formed along the second major surface. The method comprises placing the wafer onto a carrier substrate (for example, element 30), wherein the layer of material is adjacent the carrier substrate. The method comprises etching the semiconductor wafer through the spaces to form singulation lines (for example, elements 13, 15, 17, 19) and to expose portions of the layer of material in the singulation lines. The method comprises applying a pressure substantially uniformly along the second major surface of the semiconductor wafer through the carrier substrate to separate the layer of material in the singulation lines.
In one embodiment of the foregoing method, applying the pressure can include extruding portions of the carrier substrate into the singulation lines to separate the layer of material, and wherein the portions (for example, element 280) of the separated layer of material remain on the carrier substrate. In another embodiment, applying the pressure can include using a fluid filled vessel having a width greater than that of the semiconductor wafer. In a further embodiment, applying the pressure can include using a static pressure balloon. In a still further embodiment, the static pressure balloon can filled with a heated fluid comprising one or more of a liquid and a gas. In another embodiment, providing the semiconductor wafer can include providing the layer of material comprising a conductive material greater than about three microns in thickness, and wherein applying the pressure can comprise a pressure from about 500 KPa to about 5000 KPa.
From all of the foregoing, one skilled in the art can determine that, according to an additional embodiment, a method of singulating a wafer comprises providing a wafer (for example, element 10) having a plurality of die (for example, elements 12, 14, 16, 18) formed on the wafer and separated from each other by spaces, wherein the wafer has first and second opposing major surfaces (for example, element s21, 22), and wherein a layer of material (for example, element 38) is formed along the second major surface. The method comprises placing the wafer onto a carrier substrate (for example, element 30) having an adhesive portion, wherein the layer of material is adjacent the carrier substrate. The method separating the wafer through the spaces to form singulation lines (for example, elements 13, 15, 17, 19), wherein singulating lines terminate in proximity to the layer of material. The method comprises applying a pressure across the second surface of the wafer to extrude the adhesive portion into the singulation lines to separate the layer of material in the singulation lines, wherein portions (for example, element 280) of the separated layer of material remain on the carrier substrate.
In one embodiment of the foregoing method the applying step is repeated more than once. In another embodiment, applying the pressure can comprise compressing a static pressure balloon (for example, element 73) having a diameter greater than that of the wafer. In a further embodiment, applying the pressure can comprise using a fluid filled vessel (for example, elements 73, 74). In a still further embodiment, the method can further comprise heating the wafer while applying the pressure. In another embodiment, can further comprise placing a pressure plate (for example, element 77) between the fluid filled vessel and the carrier substrate before applying the pressure. In a further embodiment, providing the wafer can comprise providing the layer of material having a thickness greater than about three microns and applying the pressure can comprise a pressure between about 500 KPa to about 5000 KPa.
From all of the foregoing, one skilled in the art can determine that, according to further embodiment, a method for separating a layer of material on a wafer comprises providing the wafer (for example, element 10) having a plurality of die (for example, element 12, 14, 16, 18) formed on the wafer and separated from each other by singulation lines (for example, elements 13, 15, 17, 19), wherein the wafer has first and second opposing major surfaces (for example, elements 21, 22), and wherein a layer of material (for example, element 28) is formed along the second major surface, and wherein the singulation lines extend from the first major surface and terminate proximate to the layer of material, and wherein the wafer is attached to a carrier substrate (for example, element 30). The method comprises simultaneously applying a pressure along the entire second major surface of the wafer through the carrier substrate to separate the layer of material in the singulation lines.
In view of all of the above, it is evident that a novel method is disclosed. Included, among other features, is placing a substrate having a layer of material on a major surface of the substrate onto a carrier tape, and forming singulation lines through the substrate to expose portions of the layer of material within the singulation lines. A pressure is substantially uniformly applied along the second major surface of the substrate through the carrier tape to separate the layer of material in the singulation lines in a batch configuration. In one embodiment, the pressure is applied with a fluid filled vessel that is controllably compressed against the wafer. The method provides, among other things, an efficient, reliable, and cost effective process for batch singulating substrates that include back layers, such as thicker back metal layers or WBC layers.
While the subject matter of the invention is described with specific preferred embodiments and example embodiments, the foregoing drawings and descriptions thereof depict only typical embodiments of the subject matter, and are not therefore to be considered limiting of its scope. It is evident that many alternatives and variations will be apparent to those skilled in the art. For example, other forms of removable support materials can be used instead of carrier tapes.
As the claims hereinafter reflect, inventive aspects may lie in less than all features of a single foregoing disclosed embodiment. Thus, the hereinafter expressed claims are hereby expressly incorporated into this Detailed Description of the Drawings, with each claim standing on its own as a separate embodiment of the invention. Furthermore, while some embodiments described herein include some but not other features included in other embodiments, combinations of features of different embodiments are meant to be within the scope of the invention and meant to form different embodiments as would be understood by those skilled in the art.
The present application is a divisional application of U.S. patent Ser. No. 16/535,562 filed on Aug. 8, 2019 and issued as U.S. Pat. No. 10,950,503 on Mar. 16, 2021, which is a divisional of U.S. patent application Ser. No. 15/874,307, filed on Jan. 18, 2018 and issued as U.S. Pat. No. 10,446,446 on Oct. 15, 2019, which is a divisional application of U.S. patent application Ser. No. 15/403,676, filed on Jan. 11, 2017 and issued as U.S. Pat. No. 9,917,013 on Mar. 13, 2018, which is a continuation application of U.S. patent application Ser. No. 15/185,208, filed on Jun. 17, 2016 and issued as U.S. Pat. No. 9,589,844 on Mar. 7, 2017, which is a continuation of U.S. patent application Ser. No. 14/222,464, filed on Mar. 21, 2014 and issued as U.S. Pat. No. 9,418,894 on Aug. 16, 2016, which are hereby incorporated by reference, and priority thereto is hereby claimed.
Number | Name | Date | Kind |
---|---|---|---|
3493155 | Litant | Feb 1970 | A |
3615047 | Feldman et al. | Oct 1971 | A |
4820377 | Davis et al. | Apr 1989 | A |
5075253 | Sliwa, Jr. | Dec 1991 | A |
5166097 | Tanielian | Nov 1992 | A |
5510655 | Tanielian | Apr 1996 | A |
5753418 | Tsai et al. | May 1998 | A |
5856705 | Ting | Jan 1999 | A |
5863813 | Dando | Jan 1999 | A |
6030885 | Bothra | Feb 2000 | A |
6140151 | Akram | Oct 2000 | A |
6165814 | Wark et al. | Dec 2000 | A |
6200851 | Arnold | Mar 2001 | B1 |
6214703 | Chen et al. | Apr 2001 | B1 |
6342724 | Wark et al. | Jan 2002 | B1 |
6406979 | Fischer et al. | Jun 2002 | B2 |
6563204 | Glenn | May 2003 | B1 |
6642127 | Kumar et al. | Nov 2003 | B2 |
6686225 | Wachtler | Feb 2004 | B2 |
6890786 | Walker | May 2005 | B2 |
6897128 | Arita | May 2005 | B2 |
6969669 | Arita | Nov 2005 | B2 |
7060531 | Arita | Jun 2006 | B2 |
7098077 | Huang et al. | Aug 2006 | B2 |
7129114 | Akram | Oct 2006 | B2 |
7253477 | Loechelt et al. | Aug 2007 | B2 |
7309623 | Tan et al. | Dec 2007 | B2 |
7335576 | David et al. | Feb 2008 | B2 |
7488688 | Arita et al. | Feb 2009 | B2 |
7629228 | Haji et al. | Dec 2009 | B2 |
7651925 | Wyant | Jan 2010 | B2 |
7678670 | Arita et al. | Mar 2010 | B2 |
7705420 | Joodaki | Apr 2010 | B2 |
7767551 | Arita et al. | Aug 2010 | B2 |
7781310 | Grivna | Aug 2010 | B2 |
7846848 | Lewington et al. | Dec 2010 | B2 |
7883343 | Mulligan et al. | Feb 2011 | B1 |
7906410 | Arita et al. | Mar 2011 | B2 |
7985661 | Grivna | Jul 2011 | B2 |
7989319 | Grivna et al. | Aug 2011 | B2 |
8012857 | Grivna et al. | Sep 2011 | B2 |
8178372 | Lutgen et al. | May 2012 | B2 |
8384231 | Grivna et al. | Feb 2013 | B2 |
8450188 | Lindsey, Jr. | May 2013 | B1 |
8906745 | Lindsey, Jr. | Dec 2014 | B1 |
9153493 | Lindsey, Jr. | Oct 2015 | B1 |
20030207579 | Rattner et al. | Nov 2003 | A1 |
20040087062 | Udrea et al. | May 2004 | A1 |
20040102025 | Arita | May 2004 | A1 |
20040185580 | Goh | Sep 2004 | A1 |
20050072766 | Arita | Apr 2005 | A1 |
20050084996 | Harper | Apr 2005 | A1 |
20050101109 | Chin | May 2005 | A1 |
20050104165 | Ishio et al. | May 2005 | A1 |
20050142863 | Spandre | Jun 2005 | A1 |
20050196940 | Yajima et al. | Sep 2005 | A1 |
20060001130 | Islam et al. | Jan 2006 | A1 |
20060030078 | Jiang et al. | Feb 2006 | A1 |
20060118515 | Dolechek et al. | Jun 2006 | A1 |
20060143908 | Duchesne | Jul 2006 | A1 |
20060154401 | Gardner et al. | Jul 2006 | A1 |
20060244096 | Sekiya | Nov 2006 | A1 |
20060278956 | Cadouri | Dec 2006 | A1 |
20070087524 | Montgomery | Apr 2007 | A1 |
20070111476 | Sugiura et al. | May 2007 | A1 |
20070132034 | Curello et al. | Jun 2007 | A1 |
20070148807 | Akram | Jun 2007 | A1 |
20070249178 | Ogihara | Oct 2007 | A1 |
20070264832 | Arita et al. | Nov 2007 | A1 |
20080099900 | Oganesian et al. | May 2008 | A1 |
20080268619 | Nakamura | Oct 2008 | A1 |
20090001609 | Lim | Jan 2009 | A1 |
20090057838 | Arita et al. | Mar 2009 | A1 |
20090061595 | Weber et al. | Mar 2009 | A1 |
20090065904 | Wang | Mar 2009 | A1 |
20090209087 | Arita | Aug 2009 | A1 |
20090263927 | Lin et al. | Oct 2009 | A1 |
20100048001 | Harikai et al. | Feb 2010 | A1 |
20100055875 | Haji et al. | Mar 2010 | A1 |
20100120227 | Grivna et al. | May 2010 | A1 |
20100173474 | Arita et al. | Jul 2010 | A1 |
20100197115 | Arita et al. | Aug 2010 | A1 |
20110175209 | Seddon et al. | Jul 2011 | A1 |
20110175225 | Seddon et al. | Jul 2011 | A1 |
20110177675 | Grivna et al. | Jul 2011 | A1 |
20110194053 | Tannas | Aug 2011 | A1 |
20110244657 | Grivna | Oct 2011 | A1 |
20120196426 | Lim | Aug 2012 | A1 |
20120244681 | Grivna et al. | Sep 2012 | A1 |
Number | Date | Country |
---|---|---|
2812223 | Feb 2002 | FR |
H01292839 | Nov 1989 | JP |
2001056063 | Aug 2001 | WO |
2001056063 | Aug 2001 | WO |
2004066382 | Aug 2004 | WO |
2007007883 | Jan 2007 | WO |
PCTJP2007066960 | Aug 2007 | WO |
2008081968 | Jul 2008 | WO |
2009063620 | May 2009 | WO |
Entry |
---|
ON Semiconductor Corporation et al. v. Micro Processing Technology, Inc.; Complaint involving U.S. Pat. Nos. 8,450,188, 9,153,493, 8,906,745, for correction of inventorship, breach of contract, and trade secret misappropriation; Case No. 2:16-cv-01055-DLR; US District Court for the District of Arizona; Filed Apr. 14, 2016. |
ON Semiconductor Corporation et al. v. Micro Processing Technology, Inc.; First Amended Complaint involving U.S. Pat. Nos. 8,450,188, 9,153,493, 8,906,745, for correction of inventorship, breach of contract, and trade secret misappropriation; Case No. 2:16-cv-01055-DLR; US District Court for the District of Arizona; Filed Jun. 15, 2016. |
ON Semiconductor Corporation et al. v. Micro Processing Technology, Inc.; Second Amended Complaint involving U.S. Pat. Nos. 8,450,188, 9,153, 493, 8,906,745, for correction of inventorship, breach of contract, and trade secret misappropriation; Case No. 8:17-cv-00322-T-CEH-JSS; US District Court Middle District of Florida Tampa Division; Filed Mar. 14, 2017. |
Report on the Filing or Determination of an Action Regarding a Patent or Trademark in Compliance with 35 U.S.C. 290; Docket 2:16-cv-01055-DLR; Filed Apr. 14, 2016 for U.S. Pat. Nos. 8,450,188; 9,153,493; and 8,906,745. |
ON Semiconductor Corporation et al. v. Micro Processing Technology, Inc.; Order to Dismiss for Case No. 8:17-cv-00322-T-CEH-JSS; US District Court Middle District of Florida Tampa Division; issued on Sep. 19, 2017 by Judge Honeywell. |
ON Semiconductor Corporation et al. v. Micro Processing Technology, Inc.; Joint Stipulation of Dismissal with Prejudice; request by both parties to dismiss Case No. Case No. 8:17-cv-00322-T-CEH-JSS; US District Court Middle District of Florida Tampa Division with prejudice; Filed Nov. 20, 2017 within the 60 day limit set by the Sep. 19, 2017 Order issued by Judge Honeywell. |
ON Semiconductor and Micro Processing Technology, Inc.; Petition to Correct Inventorship of a Patent and Request for Certificate of Correction Under 37 CFR 1.324; filed Nov. 21, 2017 with the USPTO for U.S. Pat. No. 8,906,745 to add inventor Gordon M. Grivna. |
Earl N. Taylor, Examiner, United States Patent and Trademark Office, “Petition Decision”, dated Feb. 1, 2018. |
United States Patent and Trademark Office “Certificate of Correction”, U.S. Appl. No. 14/273,755, filed May 9, 2014; U.S. Pat. No. 8,906,745, granted Dec. 9, 2014. |
Number | Date | Country | |
---|---|---|---|
20210183705 A1 | Jun 2021 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 16535562 | Aug 2019 | US |
Child | 17248751 | US | |
Parent | 15874307 | Jan 2018 | US |
Child | 16535562 | US | |
Parent | 15403676 | Jan 2017 | US |
Child | 15874307 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 15185208 | Jun 2016 | US |
Child | 15403676 | US | |
Parent | 14222464 | Mar 2014 | US |
Child | 15185208 | US |