Claims
- 1. A method of fabricating an integrated circuit comprising the steps of:
- (a) providing a liquid precursor;
- (b) placing a substrate inside an enclosed deposition chamber;
- (c) producing a mist of said liquid precursor;
- (d) flowing said mist through said deposition chamber to form a film of the precursor liquid on said substrate;
- (e) applying ultraviolet radiation to said mist in said chamber during said step of flowing;
- (f) treating the film deposited on the substrate to form a film of solid material;
- (g) applying ultraviolet radiation to said film deposited on said substrate during said step of treating; and
- (h) completing the fabrication of said integrated circuit to include at least a portion of said film of solid material in a component of said integrated circuit.
- 2. The method of claim 1 and further comprising the step of applying UV radiation to said substrate prior to said step of flowing.
- 3. The method of claim 1, wherein said precursor comprises a metal compound in a precursor solvent, said metal compound selected from the group: a metal alkoxide, a metal carboxylate, and a metal alkoxycarboxylate.
- 4. The method of claim 3 wherein said precursor solvent comprises a solvent selected from the group: 2-methoxyethanol, xylenes, and n-butyl acetate.
- 5. The method of claim 1 wherein said solid material comprises a metal oxide.
- 6. The method of claim 5 wherein in said solid material comprises a material selected from the group comprising BST and layered superlattice materials.
- 7. The method of claim 1, wherein said step of flowing said precursor mist into said deposition chamber is performed while maintaining a vacuum in said deposition chamber.
- 8. The method of claim 7, wherein said vacuum is between approximately 100 Torr and 800 Torr.
- 9. The method of claim 1 and further including the step of filtering said precursor mist prior to said step of flowing.
- 10. The method of claim 1, wherein said step of flowing comprises injecting said mist into said deposition chamber in close proximity to and around the periphery of one side of said substrate and exhausting said mist from said deposition chamber at a region in close proximity to and around the periphery of an opposite side of said substrate to create a substantially evenly distributed flow of said mist across the substrate.
- 11. The method of claim 1, wherein said step of treating includes one or more steps from the group of drying, heating and annealing said layer deposited on said substrate.
- 12. The method of claim 11 wherein said step of treating comprises drying said layer by exposing said layer to vacuum.
- 13. The method of claim 11 wherein said step of treating further comprises applying UV radiation to said layer during at least one of said steps selected from said group.
- 14. The method of claim 1, including the step of applying a DC bias between said deposition chamber and said substrate.
- 15. A method of fabricating an integrated circuit comprising the steps of:
- (a) providing a liquid precursor;
- (b) placing a substrate inside an enclosed deposition chamber;
- (c) producing a mist of said liquid precursor;
- (d) flowing said mist through said deposition chamber to form a film of the precursor liquid on said substrate;
- (e) heating the film deposited on the substrate to form a film of solid material;
- (f) applying ultraviolet radiation to said film deposited on said substrate during said step of heating; and
- (g) completing the fabrication of said integrated circuit to include at least a portion of said film of solid material in a component of said integrated circuit.
Parent Case Info
This application is a continuation-in-part of U.S. patent application Ser. No. 08/320,218 filed Oct. 11, 1994, now U.S. Pat. No. 5,540,772 issued Jul. 30, 1996, which is a divisional of U.S. patent application Ser. No. 07/993,380 filed Dec. 18, 1992, now U.S. Pat. No. 5,456,945 issued Oct. 10, 1996 which is a continuation-in-part of U.S. patent application Ser. No. 07/660,428 filed Feb. 25, 1991, now abandoned, which is a continuation-in-part of U.S. patent application Ser. No. 07/690,940 filed Jun. 17, 1991, now U.S. Pat. No. 5,138,520 based on PCT application US89/05882 filed Dec. 27, 1989, which is a continuation-in-part of U.S. patent application Ser. No. 07/290,468 filed Dec. 27, 1988, now abandoned.
US Referenced Citations (5)
Number |
Name |
Date |
Kind |
4683147 |
Eguchi et al. |
Jul 1987 |
|
4689247 |
Doty et al. |
Aug 1987 |
|
4811684 |
Tashiro et al. |
Mar 1989 |
|
5456945 |
McMillan et al. |
Oct 1995 |
|
5614252 |
McMillan et al. |
Mar 1997 |
|
Foreign Referenced Citations (3)
Number |
Date |
Country |
J60-128264 |
Jul 1985 |
JPX |
61-183921 |
Aug 1986 |
JPX |
J62-22420 |
Jan 1987 |
JPX |
Non-Patent Literature Citations (1)
Entry |
Yamada, A., et al., "Photochemical Vapor Deposition of Si/Si.sub.1-x Ge.sub.x Strained layer Superlattices at 250.degree. C.," Jpn. J. Appl. Phys., vol. 27, No. 11, pp. L2174-L2176 (Nov. 1988). |
Continuation in Parts (3)
|
Number |
Date |
Country |
Parent |
993380 |
Dec 1992 |
|
Parent |
660428 |
Feb 1991 |
|
Parent |
290468 |
Dec 1988 |
|