Embodiments of the present invention relate to controlling the growth and morphology of surface roughness during an annealing and relaxation process of strained films, and more particularly to decreasing surface crystalline dislocations during a relaxation process.
In the conventional art, many semiconductor device fabrication processes utilize planar surfaces. Furthermore, as semiconductor fabrication technology progresses, increasing carrier mobility and decreasing lattice dislocation density become increasingly critical. Improving device yields by reducing dislocations provides for improved manufacturing efficiencies and cost.
In the conventional art, a silicon layer is used as the active device medium upon which semiconductor devices are fabricated. Single-crystal silicon has a specific carrier mobility value that is fundamental to the material. The mobility value is a key parameter in many active semiconductor devices. Often, it is desired to enhance or increase the device carrier mobility value to increase the switching speed and therefore the performance of the fabricated devices such as transistors. Because of the many fundamental and specific advantages in utilizing silicon as the semiconductor material, it is highly desirable to adopt methods to enhance silicon mobility instead of utilizing higher mobility materials that are harder to process such as Germanium or Galium Arsenide.
One practical method of enhancing silicon mobility is by straining the silicon layer. By placing the active silicon under tension, as demonstrated for N-type MOSFET transistors [paper on strained MOS IDSAT . . . ], significantly higher mobility resulting in higher device switching speed and drive currents can be achieved.
A method of generating such tensile strained silicon involves growing the silicon layer epitaxially above a relaxed silicon germanium film of a specific composition. This effect occurs because the silicon lattice constant, about 5.45 Angstroms, is smaller than the lattice constant of a fully relaxed silicon germanium alloy film. Such alloys can be engineered to have a lattice spacing linearly varying from 5.45 Angstroms (100% silicon) to 5.65 Angstroms (100% germanium). For the pure germanium film, the lattice spacing is about 4% larger than pure silicon. Thus for example, a Si0.75Ge0.25 alloy (25% germanium content) would have a lattice constant about 1% larger than silicon.
The strained silicon film could therefore be advantageously fabricated by epitaxially growing the device silicon film on a relaxed silicon Germanium (SiGe) alloy film of the requisite composition.
A fundamental complication of this mobility enhancement approach is the requirement of a relaxed SiGe film. If the SiGe film is grown onto a base silicon wafer, the film will first grow in a lattice-matched manner as a compressive layer. This means that the SiGe alloy will be compressed to the natural silicon lattice spacing and will itself be strained. Since the function of the alloy film requires a relaxation of the compressive strain, there must be a step where the SiGe alloy is relaxed to its unstrained state. Such a step necessarily introduces numerous dislocations in the SiGe layer to accommodate the lattice spacing and volume increase. The film also usually “buckles” and roughens significantly during this relaxation process.
The major parameters characterizing a practical relaxed SiGe alloy film include the amount that the film has been relaxed from its strained state (i.e. 50% relaxation would mean that the film has relaxed half of its strain), the roughness of the film, and the dislocation defect density that would be affecting the subsequent growth of the strained silicon device film.
The surface dislocation density is a critical parameter affecting the electrical properties of semiconductor materials since they are highly dependent upon crystalline defects. Dislocations can comprise insertion of an extra half-plane of atoms into a regular crystal structure, displacement of whole rows of atoms from their regular lattice position, and/or displacement of one portion of the crystal relative to another portion of the crystal. Dislocations present on the device layer can tend to short-circuit p-n junctions and also scatter electrons in a uniform n-type crystal, impeding their motion and reducing their mobility. Dislocations also cause highly localized distortion of the crystal lattice leading to the formation of “trapping” sites where the recombination of positive (holes) and negative (electrons) carriers is enhanced. This may cause, for example, the electrons from the n-p-n transistor emitter to recombine with holes in the p-type base regions before they can be collected at the n-type collector region, reducing the transistor current gain. This electron “lifetime” may be significantly reduced when as few as one out of 1011 atoms/cm3 of silicon are removed from their normal lattice sites by recombination. Although some dislocations can be removed from a semiconductor material by thermal annealing, many dislocations are permanent and thermally stable. Many of the relaxation approaches are therefore tuned to minimize the defect density of the type that can be translated to the device layer and cause device performance degradation, failure and yield losses.
In one method according to the conventional art, the SiGe alloy is grown with a slowly varying grade from 0% germanium to the required alloy composition at a sufficiently low temperature to grow a dislocation free initial film and through subsequent annealing, the slow gradient helps to accommodate film relaxation through the generation of dislocations that are buried within the SiGe layer. This technology is explained in Legoues & al. (U.S. Pat. No. 5,659,187 “Low defect density/arbitrary lattice constant heteroepitaxial layers”). To limit the production of dislocations threading to the surface, the SiGe grade is usually less than 2% composition increase per 1000 Angstroms of SiGe film growth. This shallow gradient approach is lower in productivity due to its relatively thick SiGe layer composition and may require numerous growth/anneal cycles to achieve roughness and dislocation goals.
In yet another method according to the conventional art, the surface roughness or the SiGe alloy layer can be reduced using a chemical mechanical polishing (CMP) process such as taught by Fitzgerald (U.S. Pat. No. 6,291,321 “Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization” and U.S. Pat. No. 6,107,653, “Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization”). CMP utilizes a combination of vertical force between a wafer and an abrasive pad as well as a chemical action of a slurry, to polish the surface of the wafer to a highly planar state. The roughness of the resulting semiconductor surface can typically be reduced to approximately 1 Angstrom RMS when measured by an Atomic Force Microscope (AFM). However, CMP is relatively costly as a result of the slurry and the amount of time it takes to perform the process. Furthermore, the CMP process does not generally reduce the dislocation density in the wafer. Finally, this linear growth/anneal/CMP sequence is costly as it requires numerous sequential process and wafer handling steps.
Another method uses miscut wafers to help the grown film to relax as much as possible and accommodate the lattice mismatches. See for example Fitzgerald & al. (U.S. Pat. No. 6,039,803, “Utilization of miscut substrates to improve relaxed graded silicon-germanium and germanium layers on silicon”) that teaches the improvement of using base wafers having 1 to about 8 degrees of miscut from a true [100] orientation to help grow a less defective, relaxed layer of a second semiconductor material. Although the base substrate miscut can improve the relaxed defect density to some extent, the improvements are generally considered insufficient for leading edge applications.
Referring to
Referring now to
As depicted in
As depicted in
Thus, the conventional art is disadvantageous in that planarizing processes are relatively costly and time-consuming processes. The conventional art also suffers from relatively high levels of dislocations. A better and less costly approach that can fully relax strained SiGe alloy films while controlling surface roughness and dislocation defect levels is highly desirable.
A method for etch annealing a semiconductor layer is disclosed. In addition to its significant effect in controlling the roughness increases during the relaxation process, the method has the unexpected benefit of substantially reducing dislocations. The reduced dislocation density is advantageous in that carrier mobility and yield are increased.
In one embodiment, the method includes exposing a surface of a strained, unrelaxed SiGe alloy layer to a mixture of hydrogen gas and a halogen gas, such as hydrogen chloride. The ratio of halogen gas to hydrogen is approximately 0.001 to 10. The process is performed at an elevated temperature of between 700-1200 C. The process is performed for a period of time sufficient to remove a thickness of the alloy film material, such that the surface roughness is kept low and controlled. By using etch annealing, the final surface roughness can be reduced by approximately fifty percent or more and the dislocation density is reduced by approximately two orders of magnitude compared to a conventional anneal process.
The present invention is illustrated by way of example and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:
Reference will now be made in detail to the embodiments of the invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with the preferred embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be obvious to one of ordinary skill in the art that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures, components, and circuits have not been described in detail as not to unnecessarily obscure aspects of the present invention.
Referring to
The etch annealing process comprises subjecting the surface of the strained semiconductor material to an etchant including a halogen bearing compound such as HCl, HF, HI, HBr, SF6, CF4, NF3, CCl2F2, or the like. The etch annealing process is performed at an elevated temperature of 700-1200° C., or greater. The concurrent use of an etchant and a temperature sufficient to relax the strained SiGe film has been found to help reduce or eliminate the generation of dislocations with a concurrent reduction in relaxation roughening of the surface. This favorable effect is believed linked to a reduction of the stress inducing cycloidic cusp tips present during a non-etch anneal (H. Gao & W. D. Nix, “Surface Roughening of Heteroepitaxial Thin Films”, Annu. Rev. Mater. Sci. 1999, 29, pg. 173-209). In the work by Gao and Nix, it is explained that the strain caused by the lattice mismatch drives the generation of an undulating profile on the surface that has periodic sharp cusp tips that favor the creation of dislocations at these highly stressed locations. The concurrent etching process during film relaxation is believed to significantly blunt or round the cusp tips that reduce the stress concentration and thus reduces the surface dislocation density by affecting its creation kinetics. The surface roughening is also disfavored by the etch ambient.
The etch annealing process may be performed at a range of elevated temperatures that would favor the concentration of the dislocations away from the surface to relax the lattice structure of the SiGe layer. The thermal treatment may be from a resistance heater, RF heater, high intensity lamps, or the like. The thermal treatment means should be capable of heating the semiconductor material at a rate of approximately 10-20° C./sec, or more.
Because the strained film growth, step 210, is made within an epitaxial reactor and the etch annealing step 220 is also made within the same system, repetition of these steps is straightforward and the general economy of the process can be fully appreciated since no cleans, external anneals or CMP planarization steps are needed. The subsequent growth of the device layer 330 can also be made in-situ within the same epitaxial reactor, further improving the efficiency and cost of the process.
The etch annealing process removes strained semiconductor material in a manner that blunts sharpening (roughening) features that form on the surface upon film relaxation. The rate of etching is a function of time, temperature, and the etchant type and concentration. Therefore, controlling these parameters during the etch annealing process controls the amount of etching. The etch annealing process is performed until the process reduces surface roughness by approximately fifty percent or more compared to an anneal without the etchant. Thus, the etch annealing process acts to control surface roughening during film relaxation sufficient for subsequent semiconductor device fabrication processes. The method also provides the added benefit of reducing dislocations by up to two orders of magnitudes or more.
Furthermore, unlike convention CMP processes that are limited to removing a few tens of nano-meters or less, the etch annealing process can be used to remove as much as a few hundreds of nano-meters or more of semiconductor material.
The etch annealed semiconductor layer 320 may be utilized for fabricating additional layers thereupon or device regions therein. The reduced dislocation density of the resulting semiconductor layer 330 advantageously results in higher carrier mobility. The higher carrier mobility improves characteristics of devices, such as field effect transistors, bipolar transistors, and the like.
In an exemplary implementation, the process begins at step 210 with a semiconductor layer of single crystalline silicon-germanium (SiGe). The as-grown strained silicon-germanium layer has a roughness of approximately 2 Angstroms root-mean-square (RMS), and less than approximately 1 dislocations/cm2.
At steps 220, the surface of the silicon-germanium layer is exposed to a hydrogen-chloride containing gas, at an elevated temperature of 700-1200° C., in an etch annealing process, such that:
SiGe(solid)+8HCl(gas)→SiCl4(gas)+4H2(gas)+GeCl4(gas)
This process is substantially the reversal of an epitaxial deposition process for growing a silicon-germanium layer. The difference being that if the concentration of hydrogen chloride is too high, the wafer surface is etched instead of silicon-germanium being deposited. The etch annealing process removes silicon-germanium concurrently with the strain relaxation process and has been shown to help mitigate the undesirable emergence of dislocations and surface roughening. Thus, the etch annealing process acts to control surface roughening and lower dislocation density while achieving substantially complete film relaxation.
In one embodiment of the invention as illustrated in
As illustrated in
The resulting relaxed semiconductor layer can be utilized for fabricating semiconductor layers thereupon or device regions therein. The reduced dislocation nature of the semiconductor layer advantageously results in higher carrier mobility. The high carrier mobility in the semiconductor layer improves characteristics of the devices formed therein.
Referring now to
Generally, the relaxation or strain state of SiGe layers on Si substrates was determined by grazing incidence/grazing exit Xray reflections from (224) planes using high-resolution X-ray diffraction (HRXRD). For a SiGe layer on a Si substrate, the degree of relaxation is determined from a comparison of the angular shift of the two reflections from the Si substrate reflection. For a 100% relaxed structure, the SiGe lattice will be fully cubic and the two SiGe (224) reflections (grazing incidence and grazing reflection) will be shifted by the identical angle from the Si substrate reflection. As strain increases the difference in these shifts increases. Typical values of relaxation percent for a Si—Ge (25%) layer exposed to a 1100 C thermal treatment for 300 seconds is well over 90%, where percentage relaxation is given by:
where aSiGe and aSi are the lattice constants of Si and SiGe respectively. The Re indicates fully relaxed.
As depicted in
In these experiments, the surface was subjected to the thermal and etch annealing processes using an Applied Materials single-wafer atmospheric “epi” chamber called the Epi Centura™. The chamber has two modules with radial lamp arrays to provide radiant heat to the sample silicon-germanium. The chamber includes a closed-loop temperature control which utilizes two optical pyrometers capable of providing independent temperature measurement of both the sample and the susceptor therein. The chamber temperature was ramped from the growth temperature at a controlled rate and then maintained at approximately 1100° C. for 300 seconds. The gas introduced into the chamber was H2 gas for the thermal anneal treatment and a mixture of HCl and H2 gases for the etch anneal treatment. The HCl flow rate for the etch anneal treatment was less than 1 liter/minute, and the H2 gas flow was approximately 100 liters/minute. The chamber pressure was generally maintained at approximately 1 atmosphere. Other parameters were controlled in a standard manner.
The mechanism of relaxation entails the formation of dislocations, which are line defects that are ideally confined to the Si SiGe interface and run parallel to it. These are referred to as misfit dislocations. However, in practical relaxation, many dislocations emerge from the surface as well. These are referred to as threading dislocations. They occur essentially because entropy opposes spontaneous deformation of the relaxing film only in directions parallel to the surface. Like all dislocations, threading dislocations are line defects, wherein the crystal lattice is locally distorted to accommodate plastic deformation of a crystal material. As such, the surface etch rate of Si or SiGe can be different in the vicinity of threading dislocations emerging from the surface due to strained or dangling bonds. To measure the dislocation defect density in this work, a dilute Schimmel (5 parts of 0.2 M CrO3 and 4 parts of 49% hydrofluoric acid) was used to reveal threading dislocations that emerge from the surface. Each dislocation that extends to the surface exposed to this etch solution for 5 to 15 seconds results in an etch pit that can be viewed in an optical microscope that employs diffraction-interference-contrast (DIC), sometimes referred to as a Nomarski microscope. The number of pits within a known field of view per unit area is defined as the density of dislocations.
The samples processed as described above (5A and 5B) were then decorated for dislocation defect density using a Schimmel etch. As depicted in
These results clearly show the significant quality and cost advantages that etch annealing brings to the process of fabricating a relaxed lattice mismatched semiconductor layer onto a base wafer.
The experimental results are merely exemplary, and should not limit the scope of the claims herein. One of ordinary skill in the art would recognize that many other variations, alternatives, and modifications can be made. For example, the process can be carried out at different temperatures, different pressures, flow rates, utilizing different chemicals, and the like, without departing from the scope of the claimed invention.
The foregoing descriptions of specific embodiments of the present invention have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and obviously many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and its practical application, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the claims appended hereto and their equivalents.
Number | Name | Date | Kind |
---|---|---|---|
2614055 | Senarelens | Oct 1952 | A |
3117002 | Bronson et. al. | Jan 1964 | A |
3225820 | Riordan | Dec 1965 | A |
3390033 | Brown | Jun 1968 | A |
3392069 | Merkel et al. | Jul 1968 | A |
3551213 | Boyle | Dec 1970 | A |
3770499 | Crowe et al. | Nov 1973 | A |
3786359 | King | Jan 1974 | A |
3806380 | Kitada et al. | Apr 1974 | A |
3832219 | Nelson et. al. | Aug 1974 | A |
3900636 | Curry et al. | Aug 1975 | A |
3901423 | Hillberry et al. | Aug 1975 | A |
3915757 | Engel | Oct 1975 | A |
3946334 | Yonezu | Mar 1976 | A |
3957107 | Altoz et al. | May 1976 | A |
3964957 | Walsh | Jun 1976 | A |
3993909 | Drews et al. | Nov 1976 | A |
4006340 | Gorinas | Feb 1977 | A |
4039416 | White | Aug 1977 | A |
4074139 | Pankove | Feb 1978 | A |
4107350 | Berg et al. | Aug 1978 | A |
4108751 | King | Aug 1978 | A |
4116751 | Zaromb | Sep 1978 | A |
4121334 | Wallis | Oct 1978 | A |
4170662 | Weiss et al. | Oct 1979 | A |
4216906 | Olsen et al. | Aug 1980 | A |
4237601 | Woolhouse et al. | Dec 1980 | A |
4244348 | Wilkes | Jan 1981 | A |
4252837 | Auton | Feb 1981 | A |
4255208 | Deutscher et al. | Mar 1981 | A |
4274004 | Kanai | Jun 1981 | A |
4342631 | White et al. | Aug 1982 | A |
4346123 | Kaufmann | Aug 1982 | A |
4361600 | Brown | Nov 1982 | A |
4368083 | Bruel et al. | Jan 1983 | A |
4412868 | Brown et al. | Nov 1983 | A |
4452644 | Bruel et al. | Jun 1984 | A |
4468309 | White | Aug 1984 | A |
4471003 | Cann | Sep 1984 | A |
4486247 | Ecer et al. | Dec 1984 | A |
4490190 | Speri | Dec 1984 | A |
4495219 | Kato et al. | Jan 1985 | A |
4500563 | Ellenberger et al. | Feb 1985 | A |
4508056 | Bruel et al. | Apr 1985 | A |
4530149 | Jastrzebski et al. | Jul 1985 | A |
4536657 | Bruel | Aug 1985 | A |
4539050 | Kramler et al. | Sep 1985 | A |
4566403 | Fournier | Jan 1986 | A |
4567505 | Pease et al. | Jan 1986 | A |
4568563 | Jackson et al. | Feb 1986 | A |
4585945 | Bruel et al. | Apr 1986 | A |
4684535 | Heinecke et al. | Aug 1987 | A |
4704302 | Bruel et al. | Nov 1987 | A |
4717683 | Parrillo | Jan 1988 | A |
4727047 | Bozler et al. | Feb 1988 | A |
4764394 | Conrad | Aug 1988 | A |
4837172 | Mizuno et al. | Jun 1989 | A |
4846928 | Dolins et al. | Jul 1989 | A |
4847792 | Barna et al. | Jul 1989 | A |
4853250 | Boulos et al. | Aug 1989 | A |
4883561 | Gmitter et al. | Nov 1989 | A |
4887005 | Rough et al. | Dec 1989 | A |
4891329 | Reismann et al. | Jan 1990 | A |
4894709 | Phillips et al. | Jan 1990 | A |
4906594 | Yoneda | Mar 1990 | A |
4931405 | Kamijo et al. | Jun 1990 | A |
4948458 | Ogle | Aug 1990 | A |
4952273 | Popov | Aug 1990 | A |
4960073 | Suzuki et al. | Oct 1990 | A |
4982090 | Wittmaack | Jan 1991 | A |
4983251 | Haisma et al. | Jan 1991 | A |
4996077 | Moslehi et al. | Feb 1991 | A |
5015353 | Hubler et al. | May 1991 | A |
5034343 | Rouse et al. | Jul 1991 | A |
5070040 | Pankove | Dec 1991 | A |
5082793 | Li | Jan 1992 | A |
5102821 | Moslehi | Apr 1992 | A |
5110748 | Sarma | May 1992 | A |
5133826 | Dandl | Jul 1992 | A |
5196355 | Wittkower | Mar 1993 | A |
5198371 | Li | Mar 1993 | A |
5202095 | Houchin et al. | Apr 1993 | A |
5203960 | Dandl | Apr 1993 | A |
5206749 | Zavracky et al. | Apr 1993 | A |
5213451 | Frank | May 1993 | A |
5234529 | Johnson | Aug 1993 | A |
5234535 | Beyer et al. | Aug 1993 | A |
5242861 | Inaba | Sep 1993 | A |
5250328 | Otto | Oct 1993 | A |
5252178 | Moslehi | Oct 1993 | A |
5256562 | Vu et al. | Oct 1993 | A |
5258320 | Zavracky et al. | Nov 1993 | A |
5258325 | Spitzer et al. | Nov 1993 | A |
5269880 | Jolly et al. | Dec 1993 | A |
5273610 | Thomas, III et al. | Dec 1993 | A |
5277748 | Sakaguchi et al. | Jan 1994 | A |
5303574 | Matossian et al. | Apr 1994 | A |
5304509 | Sopori | Apr 1994 | A |
5308776 | Gotou | May 1994 | A |
5317236 | Zavracky et al. | May 1994 | A |
5342472 | Imahashi et al. | Aug 1994 | A |
5344524 | Sharma et al. | Sep 1994 | A |
5354381 | Sheng | Oct 1994 | A |
5362671 | Zavracky et al. | Nov 1994 | A |
5363603 | Miller et al. | Nov 1994 | A |
5368710 | Chen et al. | Nov 1994 | A |
5370765 | Dandl | Dec 1994 | A |
5374564 | Bruel | Dec 1994 | A |
5376560 | Aronowitz et al. | Dec 1994 | A |
5377031 | Vu et al. | Dec 1994 | A |
5404079 | Ohkuni et al. | Apr 1995 | A |
5405480 | Benzing et al. | Apr 1995 | A |
5411592 | Ovshinsky et al. | May 1995 | A |
5413679 | Godbey | May 1995 | A |
5435880 | Minato et al. | Jul 1995 | A |
5438241 | Zavracky et al. | Aug 1995 | A |
5444557 | Spitzer et al. | Aug 1995 | A |
5459016 | Debe et al. | Oct 1995 | A |
5475514 | Salerno et al. | Dec 1995 | A |
5476691 | Komvopoulos et al. | Dec 1995 | A |
5480842 | Clifton et al. | Jan 1996 | A |
5487785 | Horiike et al. | Jan 1996 | A |
5494835 | Bruel | Feb 1996 | A |
5504328 | Bonser | Apr 1996 | A |
5528397 | Zavracky et al. | Jun 1996 | A |
5539245 | Imura et al. | Jul 1996 | A |
5558718 | Leung | Sep 1996 | A |
5559043 | Bruel | Sep 1996 | A |
5569620 | Linn et al. | Oct 1996 | A |
5581385 | Spitzer et al. | Dec 1996 | A |
5585304 | Hayashi et al. | Dec 1996 | A |
5611855 | Wijaranakula | Mar 1997 | A |
5643834 | Harada et al. | Jul 1997 | A |
5653811 | Chan | Aug 1997 | A |
5659187 | Legoues | Aug 1997 | A |
5705421 | Matsushita et al. | Jan 1998 | A |
5710057 | Kenney | Jan 1998 | A |
5714395 | Bruel | Feb 1998 | A |
5744852 | Linn et al. | Apr 1998 | A |
5755914 | Yonehara | May 1998 | A |
5763319 | Ling et al. | Jun 1998 | A |
5783022 | Cha et al. | Jul 1998 | A |
5793913 | Kovacic | Aug 1998 | A |
5804086 | Bruel | Sep 1998 | A |
5824595 | Igel et al. | Oct 1998 | A |
5827751 | Nuyen | Oct 1998 | A |
5854123 | Sato et al. | Dec 1998 | A |
5869387 | Sato et al. | Feb 1999 | A |
5877070 | Goesele et al. | Mar 1999 | A |
5882987 | Srikrishnan | Mar 1999 | A |
5909627 | Egloff | Jun 1999 | A |
5920764 | Hanson et al. | Jul 1999 | A |
5953622 | Lee et al. | Sep 1999 | A |
5966620 | Sakaguchi et al. | Oct 1999 | A |
5985742 | Henley et al. | Nov 1999 | A |
5993677 | Biasse et al. | Nov 1999 | A |
5994207 | Henley et al. | Nov 1999 | A |
6013563 | Henley et al. | Jan 2000 | A |
6013567 | Henley et al. | Jan 2000 | A |
6020052 | Aspar et al. | Feb 2000 | A |
6020252 | Aspar et al. | Feb 2000 | A |
6033974 | Henley et al. | Mar 2000 | A |
6039803 | Fitzgerald et al. | Mar 2000 | A |
6048411 | Henley et al. | Apr 2000 | A |
6077383 | Laporte | Jun 2000 | A |
6083324 | Henley et al. | Jul 2000 | A |
6107653 | Fitzgerald | Aug 2000 | A |
6120597 | Levy et al. | Sep 2000 | A |
8150239 | Goesele et. al. | Nov 2000 | B2 |
6159824 | Henley et al. | Dec 2000 | A |
6171965 | Kang | Jan 2001 | B1 |
6184111 | Henley et al. | Feb 2001 | B1 |
6214701 | Matsushita et al. | Apr 2001 | B1 |
6225192 | Aspar et al. | May 2001 | B1 |
6287941 | Kang et al. | Sep 2001 | B1 |
6291321 | Fitzgerald | Sep 2001 | B1 |
6455397 | Belford | Sep 2002 | B1 |
6503773 | Fitzgerald | Jan 2003 | B2 |
6514836 | Belford | Feb 2003 | B2 |
6563152 | Roberts et al. | May 2003 | B2 |
6809009 | Aspar et al. | Oct 2004 | B2 |
20010039095 | Marty | Nov 2001 | A1 |
20020174828 | Stefanescu et al. | Nov 2002 | A1 |
20050118754 | Henley et al. | Jun 2005 | A1 |
Number | Date | Country |
---|---|---|
084287 | Jul 1983 | EP |
099778 | Feb 1984 | EP |
112238 | Jul 1984 | EP |
155875 | Sep 1985 | EP |
181249 | May 1986 | EP |
112230 | Apr 1987 | EP |
164281 | Feb 1989 | EP |
355913 | Feb 1990 | EP |
379828 | Aug 1990 | EP |
459177 | Dec 1991 | EP |
504714 | Sep 1992 | EP |
533551 | Mar 1993 | EP |
553852 | Aug 1993 | EP |
665588 | Feb 1995 | EP |
660140 | Jun 1995 | EP |
665587 | Aug 1995 | EP |
703609 | Mar 1996 | EP |
763849 | Mar 1997 | EP |
807970 | Nov 1997 | EP |
867917 | Sep 1998 | EP |
867921 | Sep 1998 | EP |
905767 | Mar 1999 | EP |
961312 | Dec 1999 | EP |
1085562 | Mar 2001 | EP |
1558881 | Feb 1969 | FR |
2235474 | Jan 1975 | FR |
2261802 | Sep 1975 | FR |
2266304 | Oct 1975 | FR |
2298880 | Aug 1976 | FR |
22529383 | Jun 1982 | FR |
2519437 | Jul 1983 | FR |
2537768 | Aug 1985 | FR |
2560426 | Aug 1985 | FR |
2563377 | Oct 1985 | FR |
2537777 | Apr 1986 | FR |
2575601 | Jul 1986 | FR |
2681472 | Mar 1993 | FR |
2714524 | Jun 1995 | FR |
2715501 | Jul 1995 | FR |
2715502 | Jul 1995 | FR |
2715503 | Jul 1995 | FR |
2720189 | Nov 1995 | FR |
2725074 | Mar 1996 | FR |
2 211991 | Jul 1989 | GB |
2 231197 | Nov 1990 | GB |
53-104156 | Sep 1978 | JP |
0193904 | Apr 1983 | JP |
58-144475 | Aug 1983 | JP |
59-046750 | Mar 1984 | JP |
59-054217 | Mar 1984 | JP |
59-114744 | Jul 1984 | JP |
59-139539 | Oct 1984 | JP |
60-083591 | May 1985 | JP |
60-207237 | Oct 1985 | JP |
60-235434 | Nov 1985 | JP |
3-109731 | May 1991 | JP |
3-132055 | Jun 1991 | JP |
3-265156 | Nov 1991 | JP |
4-246594 | Sep 1992 | JP |
4-298023 | Oct 1992 | JP |
4-076503 | Nov 1992 | JP |
5-211128 | Aug 1993 | JP |
7-215800 | Aug 1995 | JP |
7-254690 | Oct 1995 | JP |
7-263291 | Oct 1995 | JP |
8-097389 | Apr 1996 | JP |
61125012 | Jun 1996 | JP |
10-200080 | Jul 1998 | JP |
11-045840 | Feb 1999 | JP |
2901031 | Jun 1999 | JP |
2910001 | Jun 1999 | JP |
2000-94317 | Apr 2000 | JP |
WO 9510718 | Apr 1995 | WO |
WO 9520824 | Aug 1995 | WO |
WO 9531825 | Nov 1995 | WO |
WO 9935674 | Jul 1999 | WO |
WO 0063965 | Oct 2000 | WO |
WO 0154175 | Jul 2001 | WO |
Number | Date | Country | |
---|---|---|---|
20040067644 A1 | Apr 2004 | US |