Partial underfill for flip-chip electronic packages

Abstract

An integrated circuit package that contains an underfill material between an integrated circuit and a substrate. The integrated circuit may be mounted to the substrate with solder bumps in a C4 process. The underfill material may extend from an edge of the integrated circuit a length that is no less than approximately 25% of the length between the integrated circuit edge and the integrated circuit center. It has been discovered that a length greater than approximately 25% does not provide a significant reduction in the strain of the solder bumps.

Description

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to an underfill for a C4 integrated circuit package.

2. Background Information

Integrated circuits are typically assembled into packages that are mounted to a printed circuit board. The package may include a substrate that has solder balls or other types of contacts that are attached to the circuit board. An integrated circuit is mounted to the substrate. The substrate typically has routing traces, vias, etc. that electrically connect the integrated circuit to the solder balls.

The integrated circuit may be connected to corresponding surface pads of the substrate with solder bumps in a process commonly referred to as controlled collapsed chip connection (C4). The substrate coefficient of thermal expansion is different than the coefficient of thermal expansion for the integrated circuit. When the package is thermally cycled the difference in thermal expansion may create a mechanical strain in the solder bumps. It has been found that the strain may create cracks and corresponding electrical opens in the solder bumps, particularly after a number of thermal cycles.

Most C4 packages contain an underfill material that is formed between the integrated circuit and the substrate. The underfill material structurally reinforces the solder bumps and improves the life and reliability of the package. The underfill material is typically dispensed onto the substrate in a liquid or semi-liquid form. The liquid underfill then flows between the integrated circuit and the substrate under a capillary action. The liquid underfill is eventually cured into a solid state.

The underfill process completely fills the space between the integrated circuit and the substrate to structurally reinforce all of the solder bumps. A number of techniques have been developed to insure that the underfill material surrounds all of the solder bumps. It is desirable to fill the space between the integrated circuit and the substrate to insure that gases are not trapped within the substrate/integrated circuit interface. The gases may escape during subsequent process steps, particularly if the package is heated and re-flowed onto a motherboard. The release of gases may cause a delamination of the package.

SUMMARY OF THE INVENTION

One embodiment of the present invention is an integrated circuit package that contains an underfill material. The underfill material may extend from an outer edge of the integrated circuit towards the center of the integrated circuit a length L 1 that is no less than approximately 25% of a length L 2 between the edges and a center of the integrated circuit.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a side sectional view of an embodiment of an integrated circuit package of the present invention;

FIG. 2 is a top sectional view of the integrated circuit package;

FIG. 3 a is a graph showing a shear strain of an outermost solder bump versus an underfill percentage;

FIG. 3 b is a graph showing a y-axis directional strain of the outermost solder bump;

FIG. 3 c is a graph showing a y-axis directional stress of the outermost solder bump;

FIG. 4 a is a graph showing a shear strain of an outermost unsupported solder bump versus an underfill percentage;

FIG. 4 b is a graph showing a y-axis directional strain of the unsupported outermost solder bump;

FIG. 4 c is a graph showing a y-axis directional stress of the unsupported outermost solder bump.

DETAILED DESCRIPTION

Referring to the drawings more particularly by reference numbers, FIGS. 1 and 2 show an embodiment of an integrated circuit package 10 of the present invention. The package 10 may include an integrated circuit 12 that is mounted to a package substrate 14 . The package 10 may further include a plurality of solder bumps 16 that are connected to die pads 18 of the integrated circuit 12 and corresponding conductive surface pads 20 of the substrate 14 . The solder bumps 16 are typically assembled with a process commonly referred to as controlled collapsed chip connection (C4).

The package 10 may include a plurality of solder balls 20 that are attached to the substrate 14 . The solder balls 20 may be re-flowed to attach the package 10 to a substrate 22 . The package substrate 14 may have routing traces, vias, etc. (not shown) that electrically connect the solder bumps 16 to the solder balls 20 . The integrated circuit . 12 may be enclosed by an encapsulant or heat spreader 24 .

The package 10 may include an underfill material 26 that is located at the interface of the integrated circuit 12 and the substrate 14 . The underfill 26 may be an epoxy material that structurally reinforces the solder bumps 16 , particularly when the package 10 is thermally cycled.

The integrated circuit 12 may have a first edge 28 , a second edge 30 , a third edge 32 and a fourth edge 34 . The underfill material 26 may extend from the edges of the integrated circuit to a center point 36 of the integrated circuit 12 . The underfill material 26 may be assembled into the package 10 so that a fillet 38 is formed along the entire perimeter of the integrated circuit 12 . By way of example, the fillet 38 may extend from the substrate 14 to a point approximately one-half the thickness of the integrated circuit 12 .

It has been found that the underfill material 26 does not have to completely fill the space between the integrated circuit 12 and the substrate 14 to adequately support the solder bumps 16 . FIGS. 3 a-c show the shear strain, y-axis directional strain and y-axis directional stress of the solder bumps 16 at the outermost portion of the package versus a percentage of underfill material 26 . The outermost solder bumps are identified as 16 o in FIG. 2 . The percentage of underfill material is defined as the length L 1 of the underfill 26 from an edge of the integrated circuit 12 to the non-underfilled area, divided by the length L 2 from the edge 28 to the center point 36 of the integrated circuit 12 . The graphs are outputs from a finite element program that calculates stress and strains in response to an increase or decrease in temperature. The program was run with the following parameters:

TABLE 1
			Coeff. of
	Young's		Thermal
	Modulus	Poisson's	Exp.
Material	(GPa)	Ratio (v)	(ppm/° C.	Dimensions
Silicon Die	129.9	0.279	3.3	0.800″ wide by
(12)				0.027″ high
BT Substrate	23.5	0.33	(see text)	0.906″ wide by
(14)				0.040″ high
Dexter 4561	6.89	0.30	26	Fillet from
(26)				substrate to half
				the die thickness.
				Filled 0.003″ -high
				space between
				substrate and die
				and between
				individual solder
				balls.
97/3 (Pb/Sn)	23.5	0.35	26	Circular with 0.005″
Solder				diameter cut top and
(16)				bottom by the die
				and substrate.

The temperature was varied between 23 and 150 degrees centigrade.

As shown in FIGS. 3 a-c , the strain and corresponding stress for the outermost solder bumps is not appreciably reduced by increasing the percentage of underfill beyond approximately 25%. It has therefore been discovered that an underfill no less than approximately 25% is required to adequately support the solder bumps 16 . At another design criteria, the underfill material may have a minimum coverage of at least two times of adjacent die pads 18 .

FIGS. 4 a-c show the shear strain, y-axis directional strain and y-axis directional stress for the outermost solder bumps that are not surrounded by underfill material 26 . One of these solder bumps is identified as 16 i in FIG. 2 . It being understood that the outermost solder bumps 16 o and the outermost unsupported solder bumps 16 i are the bumps that may have the highest strains and stresses. FIGS. 4 a-c also show no appreciable decrease in strain and stress for an underfill percentage greater than approximately 25%. It is believed that the fillet 38 along each edge of the integrated circuit 12 provides enough structural integrity for the solder bumps 16 . It has been discovered that the underfill material 26 does not have to completely fill the space between the circuit 12 and the substrate 14 .

The package 10 can be assembled by initially mounting the integrated circuit 12 to the substrate 14 with a C4 process. Underfill material 26 may then be dispensed along each edge of the integrated circuit 12 . The underfill material 26 may be dispensed in a liquid, or semi-liquid form so that the underfill 26 flows between the integrated circuit 12 and the substrate 14 under a capillary action. The volume of underfill material applied may be such that the underfill percentage is not less than approximately 25%. The underfill 26 is cured to a solid state. The solder balls 20 may be attached to the substrate 14 and the integrated circuit 12 may be enclosed with the encapsulant or heat spreader 24 to complete the package 10 .

While certain exemplary embodiments have been described and shown in the accompanying drawings, it is to be understood that such embodiments are merely illustrative of and not restrictive on the broad invention, and that this invention not be limited to the specific constructions and arrangements shown and described, since various other modifications may occur to those ordinarily skilled in the art.

Claims

1. An integrated circuit package comprising:a package substrate; an integrated circuit mounted to said package substrate, wherein said integrated circuit includes an outer boundary; an underfill material having an underfill material inner boundary situated between said integrated circuit and said package substrate and substantially spaced apart from a center region of said integrated circuit to define a non-filled spaced between said integrated circuit and said package substrate, and an underfill material outer boundary extending beyond said integrated circuit outer boundary, wherein said underfill material occupies approximately 25% of the space between the integrated circuit and the package substrate, and said non-filled space occupies approximately 75% of the space between the integrated circuit and the package substrate; and, an encapsulant disposed over said integrated circuit and having an encapsulant material and an encapsulant outer boundary that extends beyond said integrated circuit outer boundary wherein said encapsulant material is different from said underfill material.

2. The integrated circuit package of claim 1 wherein said underfill material outer boundary extends from said package substrate to approximately one-half of a thickness of said integrated circuit.

3. The integrated circuit package of claim 1 wherein said integrated circuit includes a plurality of die pads, and said underfill material inner boundary extends at least two times a distance between adjacent die pads.

4. The integrated circuit package of claim 1 wherein said underfill material outer boundary extends from said substrate package a distance of one-half of a perimeter of said integrated circuit.

5. An integrated circuit package comprising:a package substrate; an integrated circuit mounted to said package substrate, wherein said integrated circuit includes an outer boundary; an underfill material having an underfill material inner boundary situated between said integrated circuit and said package substrate and substantially spaced apart from a center region of said integrated circuit to define a non-filled spaced between said integrated circuit and said package substrate, and an underfill material outer boundary extending beyond said integrated circuit outer boundary and forming a fillet at a perimeter of said integrated circuit, wherein said underfill material occupies approximately 25% of the space between the integrated circuit and the package substrate, and said non-filled space occupies approximately 75% of the space between the integrated circuit and the package substrate; and, an encapsulant disposed over said integrated circuit and having encapsulant material and an encapsulant outer boundary that extend beyond said integrated circuit outer boundary wherein said encapsulant material is different from said underfill material.

6. The integrated circuit package of claim 5 wherein said underfill material outer boundary extends from said package substrate to approximately one-half of a thickness of said integrated circuit.

7. The integrated circuit package of claim 5 wherein said integrated circuit includes a plurality of die pads, and said underfill material inner boundary extends at least two times a distance between adjacent die pads.

8. The integrated circuit package of claim 5 wherein said underfill material outer boundary extends from said substrate package a distance of one-half of a perimeter of said integrated circuit.

9. An integrated circuit package comprising:a package substrate; an integrated circuit mounted to said package substrate, wherein said integrated circuit includes an outer boundary; an underfill material having an underfill material inner boundary situated between said integrated circuit and said package substrate and substantially spaced apart from a center region of said integrated circuit to define a non-filled spaced between said integrated circuit and said package substrate, and an underfill material outer boundary forming a fillet at a perimeter of said integrated circuit, wherein said underfill material occupies approximately 25% of the space between the integrated circuit and the package substrate, and said non-filled space occupies approximately 75% of the space between the integrated circuit and the package substrate; and, an encapsulant disposed over said integrated circuit and having an encapsulant material and an encapsulant outer boundary that extend beyond said integrated circuit outer boundary wherein said encapsulant material is different from said underfill material.

10. The integrated circuit package of claim 9 wherein said underfill material outer boundary extends from said package substrate to approximately one-half of a thickness of said integrated circuit.

11. The integrated circuit package of claim 9 wherein said integrated circuit includes a plurality of die pads, and said underfill material inner boundary extends at least two times a distance between adjacent die pads.

12. The integrated circuit package of claim 9 wherein said underfill material outer boundary extends from said substrate package a distance of one-half of a perimeter of said integrated circuit.