The disclosed embodiments relate generally to the field of memory modules. More particularly, the present invention relates to removing heat from such modules.
Higher operating temperature typically has a negative impact on both performance and reliability of semiconductor memory devices, which operate more slowly at higher temperature, and fail more frequently at higher temperatures. In addition, as semiconductor memory devices (referred to as “device” or “memory device” herein) operate at higher speeds or frequencies, they tend to consume more power. The increase in consumption of power can cause operating temperature to further increase, thus additionally affecting performance and reliability.
According to one approach, a heat spreader or heat sink can be used to mitigate the rise in device operating temperatures. The heat spreader is typically mounted directly on the top surface of a device, or devices. The heat spreader provides a conductive path to a larger radiating surface area. The larger radiating surface area makes air cooling more effective since there is a larger surface area for the heat to dissipate from into the air.
The method of applying a heat spreader to the surface of the device has the benefit of being very easy to install. Typically, heat spreaders are applied via an adhesive, or held in place via a clamp onto the top surface of the device. In addition, for a relatively low added cost, heat spreaders prove to be an effective method of improving the thermal performance of a device.
The drawback of applying a heat spreader to the surface of the device is that improvements in the thermal path are made only to the heat paths through the top surface of the device package. Thermal paths through the package leadframe/substrate are not improved. The package leadframe/substrate thermal path can be equally critical to the device thermal performance as the top surface path. Therefore, any improvements to the package leadframe/substrate thermal path can significantly improve thermal performance.
As indicated by arrows 160, heat paths allow heat to dissipate through the package body to the surface of the package. The heat from the surface of the package is radiated into the surrounding environment. However, the effectiveness of this thermal path in air cooled applications is limited by the poor thermal conductivity of air and the total radiating surface of the device package 150.
As indicated by arrows 170, heat from the leadframe (for a Thin Small Outline Package (TSOP)) or substrate (for a Ball Grid Array (BGA) style package) is conducted into power planes of PCB substrate 110. Unfortunately, the power planes are typically embedded around the middle of PCB 110, as illustrated by dashed line 180. Further, as depicted in
At block 201, a first electrical plane of the PCB substrate is extended. In one embodiment, the first electrical plane is a ground plane. At block 211, a thermal connection between a surface plane of the PCB substrate and the first electrical plane is provided. In one embodiment, the thermal connection is provided by vias. Vias are discussed further with reference to
In one embodiment, optionally at blocks 241 and 251 respectively, the first thermal management structure is coupled to a top surface of the memory module and the second thermal management structure is coupled to a bottom surface of the memory module. This is discussed further with reference to
In one embodiment, optionally at blocks 261 and 271 respectively, a third thermal management structure is coupled to a top surface of the memory module and a fourth thermal management structure is coupled to a bottom surface of the memory module. This is discussed further with reference to
According to one embodiment of the invention, one or more electrical layers of PCB 320 are connected to a surface layer or plane using vias 330. Vias 330 are drilled and plated holes that connect one or more electrical layers of PCB 320. In one embodiment, vias 330 provide both an electrical and a thermal connection between a surface plane on each side of substrate and one or more internal electrical layers (e.g., 180) of PCB 320 that exist in or around the middle of substrate, such as an internal ground plane.
Substrate heat spreaders 490 and 495 are mounted directly on the surface of PCB 410 in direct contact with a surface plane and thermal vias (shown as dotted lines) connected to the substrate ground plane. Substrate heat spreaders 490 and 495 can be bonded onto each side of PCB 410 respectively either with an adhesive bond (such as, thermally conductive epoxy), or can be soldered to PCB 410. Substrate heat spreaders 490 and 495 are in direct contact with the thermal vias and surface plane of the PCB substrate 410.
As indicated by arrows 470, heat from the leadframe or substrate 430 is conducted into internal electrical power planes (indicated by dotted line 480) that are embedded in or around the middle of PCB 410. Further, as indicated by arrows 491, 492 and 493, heat from electrical power planes (indicated by dotted line 480) is dissipated into the heat spreaders 490 and 495 mounted on substrate using the thermal connection provided by vias (shown as dotted lines).
In one embodiment, as illustrated by
The foregoing description, for purpose of explanation, has been described with reference to specific embodiments. However, the illustrative discussions above are not intended to be exhaustive or to limit the invention to the precise forms disclosed. Many modifications and variations are possible in view of the above teachings. The embodiments were chosen and described in order to best explain the principles of the invention and its practical applications, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. Further, it should be appreciated that figures are not drawn to scale.
This application is related to and claims priority to Provisional U.S. Patent Application No. 60/811,317, filed Jun. 5, 2006, which application is incorporated by reference herein in its entirety.
Number | Name | Date | Kind |
---|---|---|---|
5258887 | Fortune | Nov 1993 | A |
5461201 | Schonberger et al. | Oct 1995 | A |
5608610 | Brzezinski | Mar 1997 | A |
6114413 | Kang et al. | Sep 2000 | A |
6212076 | MacQuarrie et al. | Apr 2001 | B1 |
6462410 | Novotny et al. | Oct 2002 | B1 |
6477054 | Hagerup | Nov 2002 | B1 |
6605778 | Dorfler et al. | Aug 2003 | B2 |
6657864 | Dyckman et al. | Dec 2003 | B1 |
6661661 | Gaynes et al. | Dec 2003 | B2 |
6922338 | Poechmueller | Jul 2005 | B2 |
7064963 | Oman et al. | Jun 2006 | B2 |
7215547 | Chang et al. | May 2007 | B2 |
7251138 | Hornung et al. | Jul 2007 | B2 |
7269017 | Berlin et al. | Sep 2007 | B2 |
20060006525 | Mullen et al. | Jan 2006 | A1 |
20060104035 | Vasoya et al. | May 2006 | A1 |
20070195505 | Savignac et al. | Aug 2007 | A1 |
Number | Date | Country |
---|---|---|
2274738 | Aug 1994 | GB |
Number | Date | Country | |
---|---|---|---|
20070285898 A1 | Dec 2007 | US |
Number | Date | Country | |
---|---|---|---|
60811317 | Jun 2006 | US |