The present disclosure relates to the fabrication of nanometer-sized integrated circuit field effect transistor (FET) devices and, in particular, to devices that incorporate quantum dot films to control electrical characteristics of the devices.
As technology nodes for integrated circuits scale below 10 nm, maintaining precise control of various electrical characteristics in bulk semiconductor devices becomes increasingly more challenging. Bulk semiconductor devices include, for example, metal-oxide-semiconductor field effect transistors (MOSFETs). A MOSFET is a three-terminal switching device that includes a source, a gate, and a drain. MOSFETs are interconnected by a network of wires through contacts to each of the source, drain, and gate terminals.
When a voltage exceeding a certain threshold voltage (Vt) is applied to the MOSFET gate, the device switches on so that an electric current flows through a channel between the source and the drain. Thus, improving device performance depends on the ability to control Vt. The value of Vt depends, in part, on the characteristic energy band structure of the semiconductor material and, in particular, on a characteristic band gap which represents the amount of energy needed to boost a valence electron into the conduction band, where the electron can participate as a charge carrier in the channel current. Altering the semiconductor crystal is thus a way to control the band gap and in turn, the threshold voltage.
In conventional devices, the semiconductor crystal was typically altered, for example, by doping the crystal with ions in the source and drain regions of a MOSFET. In a silicon device, for example, the doping process alters the crystal structure by substituting ions for the silicon atoms. Improvements in device performance (e.g., switching speed) traditionally has been largely dependent upon control of doping concentrations in the source and drain and the locations (e.g., depth profiles) of the dopants in the substrate after ion implantation and/or after annealing implanted regions at high temperatures. In recent years, alternative methods of introducing dopants without damaging the substrate have included in-situ doping during a process of epitaxial crystal growth at the surface of the substrate.
Quantum dots are materials (e.g., semiconductors, metals) whose electronic characteristics are closely related to their crystal structure. Quantum dot structures have intermediate electronic properties that differ from both bulk materials and discrete molecules, and these electronic properties can be tuned by varying the size and spacing of the quantum dot crystals. Thus, quantum dots allow more precise control over conductive properties of the crystalline materials by altering the fundamental crystalline structure. Embodiments discussed herein incorporate metallic quantum dots into the source and drain regions of a MOSFET to assist in controlling the transistor performance. In a first embodiment, metal quantum dots are incorporated into ion-doped source and drain regions; in a second embodiment, metal quantum dots are incorporated into in-situ-doped epitaxial source and drain regions.
In particular, according to one embodiment, one quantum dot of a different material from the source/drain material is placed into each of the source and the drain of a transistor. In one preferred embodiment, the source is composed of epitaxially grown semiconductor material, such as silicon or germanium, doped to a selected concentration level. A quantum dot composed of a different type of material, for example a metal, and therefore having a different crystalline structure, is embedded in the semiconductor source and/or drain region. In one embodiment, a single metal quantum dot is incorporated into each respective source and drain of a transistor. The size, shape, location, and area taken up by the added metal quantum dot will alter the operational characteristics of the transistor and provide improved performance of certain parameters. The respective properties of the metal quantum dot, as well as its location and interface with the source region, can be selected to achieve the desired modification of the transistor characteristics.
A semiconductor device is disclosed in which one or more active regions of the semiconductor incorporates metal quantum dots having a molecular composition that includes clusters of monomers that determine the threshold voltage of the device. Incorporation of metallic quantum dots (e.g., silver bromide (AgBr) films) into the source and drain regions of a MOSFET can assist in controlling the transistor performance by tuning the threshold voltage. If the silver bromide film is rich in bromine atoms, anion quantum dots are deposited, and the AgBr energy gap is altered so as to increase Vt. If the silver bromide film is rich in silver atoms, cation quantum dots are deposited, and the AgBr energy gap is altered so as to decrease Vt. ALD deposition of neutral quantum dots of different sizes also varies Vt. The metallic quantum dots can be incorporated into ion-doped source and drain regions. Alternatively, the metallic quantum dots can be incorporated into in-situ-doped epitaxial source and drain regions.
In the drawings, identical reference numbers identify similar elements. The sizes and relative positions of elements in the drawings are not necessarily drawn to scale.
In the following description, certain specific details are set forth in order to provide a thorough understanding of various aspects of the disclosed subject matter. However, the disclosed subject matter may be practiced without these specific details. In some instances, well-known structures and methods of semiconductor processing comprising embodiments of the subject matter disclosed herein have not been described in detail to avoid obscuring the descriptions of other aspects of the present disclosure.
Unless the context requires otherwise, throughout the specification and claims that follow, the word “comprise” and variations thereof, such as “comprises” and “comprising” are to be construed in an open, inclusive sense, that is, as “including, but not limited to.”
Reference throughout the specification to “one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment. Thus, the appearance of the phrases “in one embodiment” or “in an embodiment” in various places throughout the specification are not necessarily all referring to the same aspect. Furthermore, the particular features, structures, or characteristics may be combined in any suitable manner in one or more aspects of the present disclosure.
Reference throughout the specification to integrated circuits is generally intended to include integrated circuit components built on semiconducting substrates, whether or not the components are coupled together into a circuit or able to be interconnected. Throughout the specification, the terms “layer” is used in its broadest sense to include a thin film, a cap, or the like. The term “layout” refers to a drawn pattern seen from a top plan view that implements an integrated circuit design. The layout specifies geometries and spacings of materials formed at each layer of the integrated circuit. Geometries and spacings for each layout are calculated according to a desired operational circuit specification.
Reference throughout the specification to conventional thin film deposition techniques for depositing silicon nitride, silicon dioxide, metals, or similar materials include such processes as chemical vapor deposition (CVD), low-pressure chemical vapor deposition (LPCVD), metal organic chemical vapor deposition (MOCVD), plasma-enhanced chemical vapor deposition (PECVD), plasma vapor deposition (PVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), electroplating, electro-less plating, and the like. Specific embodiments are described herein with reference to examples of such processes. However, the present disclosure and the reference to certain deposition techniques should not be limited to those described. For example, in some circumstances, a description that references CVD may alternatively be done using PVD, or a description that specifies electroplating may alternatively be accomplished using electro-less plating. Furthermore, reference to conventional techniques of thin film formation may include growing a film in-situ. For example, in some embodiments, controlled growth of an oxide to a desired thickness can be achieved by exposing a silicon surface to oxygen gas or to moisture in a heated chamber. The term “epitaxy” refers to a controlled process of crystal growth in which a new layer of a crystal is grown from the surface of a bulk crystal, while maintaining the same crystal structure as the underlying bulk crystal. The new layer is then referred to as an “epitaxially-grown” or “epitaxial” layer. Impurities can be incorporated into an epitaxial film, in-situ, as the crystal structure is formed, without imparting damage to the crystal structure.
Reference throughout the specification to conventional photolithography techniques, known in the art of semiconductor fabrication for patterning various thin films, includes a spin-expose-develop process sequence typically followed by an etch process. Alternatively or additionally, photoresist can also be used to pattern a hard mask, which, in turn, can be used to pattern an underlying film.
Reference throughout the specification to conventional etching techniques known in the art of semiconductor fabrication for selective removal of polysilicon, silicon nitride, silicon dioxide, metals, photoresist, polyimide, or similar materials includes such processes as wet chemical etching, reactive ion (plasma) etching (RIE), washing, wet cleaning, pre-cleaning, spray cleaning, chemical-mechanical planarization (CMP) and the like. Specific embodiments are described herein with reference to examples of such processes. However, the present disclosure and the reference to certain deposition techniques should not be limited to those described. In some instances, two such techniques may be interchangeable. For example, stripping photoresist may entail immersing a sample in a wet chemical bath or, alternatively, spraying wet chemicals directly onto the sample.
Specific embodiments are described herein with reference to examples of quantum dots, transistor devices, and transistor layouts that have been produced; however, the present disclosure and the reference to certain materials, dimensions, and the details and ordering of processing steps are exemplary and should not be limited to those shown.
In the figures, identical reference numbers identify similar features or elements. The sizes and relative positions of the features in the figures are not necessarily drawn to scale.
At 101, shallow trench isolation (STI) regions are formed to electrically isolate individual transistors as is known in the art. The silicon substrate is then recessed below the STI regions.
At 102, charge reservoirs in the source and drain regions are formed by doping areas of a silicon substrate between pairs of isolation trenches. A first method of doping uses conventional ion implantation. A second method of doping uses in-situ epitaxial growth.
At 103, doped silicon is selectively removed from the gate regions while remaining in the source and drain regions.
At 104, epitaxial channels are formed between the source and drain regions.
At 105, a high-k gate is formed that includes a gate dielectric made of a material that has a high dielectric constant (e.g., halfnium oxide (HfO2) or Al2O3) and a metal gate electrode.
At 106, metal quantum dots are embedded into the source and drain regions to adjust the energy band structure of the source and drain junctions, to improve device performance.
At 116, the isolation trenches 112 are patterned in the silicon substrate 114 using conventional lithography and reactive ion etching (RIE) techniques known to those skilled in the art of semiconductor fabrication.
At 118, the isolation trenches 112 are filled with an insulating material, typically a type of silicon dioxide (SiO2), forming isolation regions, sometimes called shallow trench isolation 122 (STI), though the aspect ratio (depth:width) of the trenches may not be consistent with the term “shallow.” For example, in one embodiment as described herein, the depth of the STI is within the range of about 10-200 nm. The STI fill operation can be carried out according to known plasma deposition techniques. The outer STI regions 122 electrically insulate the NFET and PFET devices from neighboring devices (
At 120, a silicon surface 124 of the silicon substrate 114 is recessed slightly below the upper surface of the STI 122.
At 132, regions of the substrate 114 that are to be implanted with negative ions (e.g., 140) are masked, preferably using a silicon nitride hard mask.
At 134, a first ion implantation is carried out to introduce positive dopants (e.g., boron) into the substrate 114. Implantation in a downward direction 141, substantially normal to the surface of the substrate 114, is desirable to achieve a horizontal p-doping profile 142. Implantation in a slightly diagonal direction 143, at a small angle to a surface normal, is desirable to optimize curved p-doping profiles 144. The desired concentration of positive dopants in p-doped carrier reservoirs 145 is within the range of about 1.0 E19-1.0 E21 atoms/cm3, with a target concentration of about 2.0 E20 atoms/cm3.
At 136, the hard mask is removed from the n-doped regions 140, and p-doped carrier reservoirs 145 are masked.
At 138, a second ion implantation is carried out to introduce negative dopants (e.g., phosphorous, arsenic) into the substrate 114. Implantation in the downward direction 141 substantially normal to the surface of the substrate 114 is desirable to achieve a horizontal n-doping profile 141. The desired concentration of negative dopants in the n-doped regions 140 is within the range of about 1.0 E19-1.0 E21 atoms/cm3, with a target of about 2.0 E20 atoms/cm3.
The ion implantation process shown and described in
At 146, regions of the substrate 114 that are to be epitaxially doped in situ with negative ions (carrier reservoirs 150) are masked, preferably using a silicon nitride hard mask. There are least two different techniques by which the epitaxially formed source and drain regions can be grown. According to a first technique, a mask is aligned with the region that will become the p-region of the substrate. The substrate is then etched away to remove the substrate material between the shallow trench isolation regions at the edges of the mask opening. This will leave the isolation trenches 112 in the substrate and adjacent to the regions which are covered by the mask. After this, the epitaxial material is grown to fill the recess which has been etched away, to form a new region which is doped in-situ during the process of epitaxial growth. The epitaxial layer completely fills the region between the isolation trenches 112. This ensures that the epitaxial region will be self-aligned with the shallow trench isolation regions, since they form the boundary by which the epitaxial growth takes place.
At 147, a first epitaxial growth process is carried out that incorporates positive dopants (e.g., epitaxial silicon-boron (epi Si:B)) into the substrate 114. The epitaxial doping process results in the p-doped carrier reservoir 155 (
At 148, the hard mask is removed from the n-doped carrier reservoirs 150, and the epitaxial p-doped carrier reservoirs 155 are masked.
At 149, a second epitaxial growth process is carried out to incorporate negative dopants (e.g., epitaxial silicon-phosphorous (epi Si:P), or epitaxial silicon-arsenic (epi Si:As)) into the substrate 114. The epitaxial doping process results in the n-doped carrier reservoir 150 (
According to a second technique, epitaxial growth of the carrier reservoirs 150 and 155 can occur prior to formation of the isolation trenches 112. A portion of the substrate 114 is masked to prevent growth of the epitaxial layer, while epitaxial growth takes place in those areas which are unmasked. This type of epitaxial growth is a purely additive technique in which the epitaxially grown crystalline structure is added to the current substrate, after which isolation trenches 112 are etched through the epitaxial layer and filled.
Either of the two techniques may be used to create the separate epitaxially doped charge reservoirs as shown in
At 152, the source and drain areas are masked so as to recess only the areas where the epitaxial channels and the transistor gates will be formed.
At 154, dopant profile data collected during the ion implantation processing steps 134 and 138 is forwarded to a controller that controls the plasma etcher, in a scheme referred to as advanced process control (APC).
At 156, using APC, a customized target depth is set for the etching process on a lot-by-lot basis, wherein the target depth is based on the ion implantation data. In this way, etch profiles of the recessed gate areas 151 can be adjusted to match the dopant profiles 143 and 147. To prevent short channel effects, it is desirable that the recessed gate areas 151 extend laterally in both directions to fully intersect the isolation trenches 112. Otherwise, residual dopants intended for only source and drain carrier reservoirs 140 and 145 will remain present underneath the gate in the channel region, effectively narrowing, or shortening, the channel.
At 158, the recess RIE process removes doped material from the gate regions (both n and p) creating the recessed gate areas 151. In one embodiment, the depth of the recessed gate areas 151 is within the range of about 10-100 nm, with a target of 60 nm. Alternatively, depending on the materials used, it may be possible to determine an etch chemistry that etches the doped material (both n- and p-type) preferentially, without removing the substrate 114 and the STI 122.
It is noted that the process sequence described above (102, 103;
At 104, epitaxial channels 163 are formed by growing an epitaxial layer that covers both the NFET and PFET devices, for example, an epitaxial silicon germanium (SiGe) layer or an epitaxial germanium (Ge) layer. The epitaxial channels 163 are formed below the region where the transistor gates will be formed, lining the recessed gate areas 151, so as to surround the gate on three sides as shown in
At 106, a high-k gate dielectric 165 is formed on top of the epitaxial channel 163, again covering both the NFET and PFET devices. The dielectric constant of the high-k gate dielectric 165 is desirably greater than about 4.0 and the thickness of the high-k gate dielectric 165 is desirably within the range of about 2-20 nm.
At 166, quantum dot openings 167 are etched through sections of the high-k gate dielectric 165 and the epitaxial channel 163, and into the doped source and drain carrier reservoirs 145 (
At 168, a self-aligned metal silicide 171 (“salicide”) is formed in the source and drain carrier reservoirs 145. A metal is conformally deposited onto the surface, for example, using a PVD process. The metal comes into contact with the doped silicon in the quantum dot openings and reacts chemically with the doped silicon to form a metal silicide compound. Metal deposited on the recessed gate areas 151 does not form a metal silicide. The metal silicide 171 reduces contact resistance associated with the metal quantum dots, and thus the electrical properties of the metal silicide 171 directly influence device performance. Properties of the metal silicide 171 determine, in large part, a height of a Schottky barrier at the source/drain boundary associated with contact resistance. Properties of the metal silicide 171 are influenced by the type of metal deposited, the type of dopants used, and the doping concentration, and the overall film quality. Dual metal silicides 171 can be formed by depositing the same metal (e.g., titanium or titanium nitride) onto both the n-doped and p-doped regions using two successive masking operations (e.g., using oxide hard masks). Thickness of the metal silicide 171 is desirably in the range of about 1-20 nm, with a film thickness target of 10-20 nm.
At 170, a thin metal gate liner 173, in the range of about 1-10 nm thick, but desirably less than about 8 nm thick, is formed in the recessed gate areas 151 of both of the NFET and PFET devices. In one embodiment, the NFET gate liner includes titanium (Ti) and/or titanium nitride (TiN) or titanium carbide (TiC) for a gate electrode made of tungsten (W). The gate liner 173 can be a multi-layer stack that includes, for example, 1 nm TiN on 5 nm TiC, on 1 nm TiN. In another embodiment, the gate liner 173 includes tantalum (Ta) and/or tantalum nitride (TaN) for a gate electrode made of copper (Cu). The gate liner 173 for PFET devices is desirably made of 1-10 nm TiN targeted at 4 nm. The gate liner 173 for PFET devices can be formed by first depositing the multi-layer stack on both the NFET and PFET devices, masking the NFET devices, etching away the top two layers (e.g., TiN and TiC), and depositing additional TiN.
At 172, bulk metal is deposited in the recessed gate areas 151 to form recessed metal gate electrodes 175 (
The formation of the quantum dot 177 is selected to provide a particular crystalline structure of the metal. As is known, the crystal structure of copper is generally a cube; however, the exact connection of the atoms to each other, as well as the presence of dopants in the material, can modify the crystalline structure and also present different planes of the lattice. The metal, whether copper, aluminum, or the like, which is used will generally have a drastically different crystal structure than the surrounding semiconductor material, and therefore will affect the threshold voltage speed of operation as well as a number of other parameters of the semiconductor. In one preferred embodiment, the quantum dot is composed of tungsten. Another acceptable metal is aluminum. In the event copper or gold are used for the metal in the quantum dot, care will be taken to provide the appropriate liners, such as a tantalum or molybdenum liner for copper, in order to block diffusion of the copper into the silicon lattice and thus harm its operational characteristics. Accordingly, the metal silicide 171 is selected both to affect the device performance and also to provide the appropriate barrier between the type of metal which is placed into the semiconductor substrate to avoid contamination.
The location, as well as the shape and size of the quantum dots, provides significant ability to precisely control the transistor performance. While just a single dot is shown in each of the respective source and drains for a single transistor, in some embodiments two or more dots may be provided, spaced apart from each other. As is also clear in the following description with respect to
Another factor which affects device performance is the distance between the gate and the quantum dot. The distance is preferably selected to maintain a sufficient threshold that the transistor does not turn on prematurely due to noise characteristics. Also, the spacing is selected to provide a clear transition from on to off for the transistor. If the quantum dot is too close to the gate, there is some potential for increased interaction between the metal in the quantum dot 177 and the metal charge on the gate electrode during operation. Accordingly, the quantum dot does not physically abut against the gate electrode, but is spaced some small distance away, preferably greater than 5 nm away and less than 100 nm away, so as to provide appropriate spacing and some semiconductor material between the quantum dot and the metal gate.
At 174, the surface of the completed transistor devices is polished using a metal CMP process that stops on the silicon substrate 114 (
During the metal deposition step, the threshold voltage of the transistor device can be tuned through precise control of the metal film formation at a molecular level. Atomic layer deposition (ALD) is a thin film deposition technique that offers such precise control. For example, various compositions of a silver bromide (AgBr) film can be used to tune the threshold voltage of the MOSFET during the ALD deposition process. If the silver bromide film is rich in bromine atoms, anion quantum dots are deposited, and the AgBr energy gap is altered so as to increase Vt. If the silver bromide film is rich in silver atoms, cation quantum dots are deposited, and the AgBr energy gap is altered so as to decrease Vt. ALD deposition of neutral quantum dots of different sizes also varies Vt.
With reference to
In the same way that the different molecular compositions and crystalline shape of silver bromide will affect the transistor performance, so will variations in the molecular structure and crystalline formation of other types of metals that can be used. For example, copper may be combined with chloride, bromide, sulfur, or oxygen to create molecular compounds in different lattice structures which will affect the device performance. Accordingly, copper combined with one or more atoms selected from the group of chlorine, bromine, oxygen, or sulfur may be used as the metal for the quantum dot. In particular, a chemical selected from the group 7 atoms (halogens) such as, for example, fluorine, chlorine, or bromine, will have particular effects on the molecular structure with copper, and therefore can be used to provide a desired alteration of the transistor properties. On the other hand, if the element is selected from group 6 of the periodic chart (chalcogens), such as oxygen, sulfur, and the like, then the electrical effect on the transistor performance will be different because of the available valence locations for electron movement.
Two examples have been provided for the particular metal that may be used for the quantum dot in combination with a primary metal. One example is silver combined with bromine, and another is copper combined with one of the elements from either group 7 or group 6, depending on the desired electrical properties. These are just two of the examples that can be used, and other molecular combinations with other metals may also be useful. For example, any one of the metals copper, silver, gold, and the like combined with any one of the elements from groups 6 or 7 may be useful. Similarly, a metal from group 3, such as aluminum, gallium, or indium, may be combined with atoms from either group 1 (hydrogen, lithium, sodium, and the like) or group 7 (fluoride, chlorine, bromine, and the like) in order to achieve desired electrical properties. Aluminum combined with hydrogen atoms provides particular benefits in that it has the ability for easy movement of the electron within the quantum dot lattice structure, and may, in some instances, provide for actual release of the hydrogen atom as well as uptake of the hydrogen atom during semiconductor operation, as the transistor is switched in order to effect the electrical properties in a desired way. Thus, the energy band gap and the charge carrier mobility can be affected based on the presence of hydrogen molecules within the aluminum lattice structure. Also of some importance is the shape of the molecules formed from copper, aluminum, gold, and the like. For example, the molecule may have a face-centered cubic structure, an hexagonal close-packed structure, or the like. While specific examples have been given for silver bromide, it is expected that similar corresponding examples could also be provided by the other metals which may be used as the quantum dot materials herein.
In a preferred embodiment, the quantum dots are in the shape of a column 192, also referred to as the oblong quantum dot 192. The use of a column quantum dot 192 has a number of particular advantages with respect to transistor operation. The length of the column 192 will be selected to be approximately equal to the channel width. (As is known in semiconductor terminology, the channel length is the distance between the source and the drain, and the channel width is perpendicular to this, the sideways extension of the channel.) By having a column shape 192 for the quantum dot, the effect of the quantum dot will be uniform across the entire channel, and therefore the electrical conduction properties that are affected by the quantum dot will be substantially uniform across the entire channel dimensions. Accordingly, when a column shape 192 is selected for the quantum dot, the quantum dot will be relatively thin, for example less than about 10 nm, and the length of the quantum dot will be approximately equal to the channel width. A diamond shape 188 or square shape 184 for the quantum dot also has a particular effect on the electrical characteristics. As will be appreciated, electrical charge often accumulates at point locations. The use of a diamond shape 188 will affect electrical charge buildup at the points of the diamond, which will have an effect on the conduction locations through the channel. Similarly, a hexagon or octagon shape 190 provides additional points, and the orientation of the hexagon or octagon 190 with respect to the channel can be selected to produce the desired electrical properties.
The various embodiments described above can be combined to provide further embodiments. All of the U.S. patents, U.S. patent application publications, U.S. patent applications, foreign patents, foreign patent applications and non-patent publications referred to in this specification and/or listed in the Application Data Sheet are incorporated herein by reference, in their entirety. Aspects of the embodiments can be modified, if necessary to employ concepts of the various patents, applications and publications to provide yet further embodiments.
It will be appreciated that, although specific embodiments of the present disclosure are described herein for purposes of illustration, various modifications may be made without departing from the spirit and scope of the present disclosure. Accordingly, the present disclosure is not limited except as by the appended claims.
These and other changes can be made to the embodiments in light of the above-detailed description. In general, in the following claims, the terms used should not be construed to limit the claims to the specific embodiments disclosed in the specification and the claims, but should be construed to include all possible embodiments along with the full scope of equivalents to which such claims are entitled. Accordingly, the claims are not limited by the disclosure.
This patent application is a divisional of U.S. patent application Ser. No. 16/025,982, which is a continuation of U.S. patent application Ser. No. 14/982,316, which is a divisional of U.S. patent application Ser. No. 13/931,234, which claimed benefit under 35 U.S.C. § 119(e) of U.S. Provisional Patent Application No. 61/705,612, as filed on Sep. 25, 2012, all of which are hereby incorporated by reference in their entirety.
Number | Name | Date | Kind |
---|---|---|---|
4359816 | Abbas et al. | Nov 1982 | A |
4485550 | Koeneke et al. | Dec 1984 | A |
4594603 | Holonyak, Jr. | Jun 1986 | A |
4673959 | Shiraki et al. | Jun 1987 | A |
4737828 | Brown | Apr 1988 | A |
4803173 | Sill et al. | Feb 1989 | A |
4803176 | Bower | Feb 1989 | A |
4830975 | Bovaird et al. | May 1989 | A |
4952993 | Okumura | Aug 1990 | A |
5346851 | Randall et al. | Sep 1994 | A |
5376578 | Hsu et al. | Dec 1994 | A |
5646073 | Grider et al. | Jul 1997 | A |
5780349 | Naem | Jul 1998 | A |
5786255 | Yeh et al. | Jul 1998 | A |
5844274 | Tsutsumi | Dec 1998 | A |
5863837 | Sudo | Jan 1999 | A |
5915183 | Gambino et al. | Jun 1999 | A |
5923046 | Tezuka et al. | Jul 1999 | A |
5960319 | Iwata et al. | Sep 1999 | A |
5994736 | Sugawara et al. | Nov 1999 | A |
6005271 | Hshieh | Dec 1999 | A |
6018185 | Mitani et al. | Jan 2000 | A |
6042345 | Bishop et al. | Mar 2000 | A |
6054355 | Inumiya et al. | Apr 2000 | A |
6069386 | Jos | May 2000 | A |
6133106 | Evans et al. | Oct 2000 | A |
6146954 | Klein | Nov 2000 | A |
6200866 | Ma et al. | Mar 2001 | B1 |
6207482 | Shih et al. | Mar 2001 | B1 |
6268273 | Kim et al. | Jul 2001 | B1 |
6287953 | Sander et al. | Sep 2001 | B1 |
6352903 | Rovedo et al. | Mar 2002 | B1 |
6380043 | Yu | Apr 2002 | B1 |
6384456 | Tihanyi | May 2002 | B1 |
6482705 | Yu | Nov 2002 | B1 |
6482714 | Hieda et al. | Nov 2002 | B1 |
6518625 | Nishida et al. | Feb 2003 | B1 |
6559468 | Kuekes et al. | May 2003 | B1 |
6737323 | Mo | May 2004 | B2 |
6780742 | Wasshuber | Aug 2004 | B1 |
6864540 | Divakaruni et al. | Mar 2005 | B1 |
7019333 | Shields et al. | Mar 2006 | B1 |
7172980 | Torres et al. | Feb 2007 | B2 |
7180087 | Loss et al. | Feb 2007 | B1 |
7582490 | Golovchenko et al. | Sep 2009 | B2 |
7838887 | Woon et al. | Nov 2010 | B2 |
7919375 | Kim | Apr 2011 | B2 |
8294137 | Jain et al. | Oct 2012 | B2 |
8415250 | Alptekin et al. | Apr 2013 | B2 |
8598006 | de Souza et al. | Dec 2013 | B2 |
8680577 | Zhang et al. | Mar 2014 | B2 |
8859350 | Zhang et al. | Oct 2014 | B2 |
8981344 | Jain et al. | Mar 2015 | B2 |
9601630 | Zhang | Mar 2017 | B2 |
9711649 | Zhang | Jul 2017 | B2 |
9748356 | Zhang | Aug 2017 | B2 |
10103245 | Zhang et al. | Oct 2018 | B2 |
10199505 | Zhang | Feb 2019 | B2 |
20010022381 | Gonzalez et al. | Sep 2001 | A1 |
20010032999 | Yoshida | Oct 2001 | A1 |
20010046766 | Asakawa | Nov 2001 | A1 |
20020011613 | Yagishita | Jan 2002 | A1 |
20020043895 | Richards et al. | Apr 2002 | A1 |
20020072181 | Tseng | Jun 2002 | A1 |
20020123183 | Fitzgerald | Sep 2002 | A1 |
20020134996 | Morie et al. | Sep 2002 | A1 |
20020196827 | Shields et al. | Dec 2002 | A1 |
20030122179 | Matsuki et al. | Jul 2003 | A1 |
20030124808 | Lu et al. | Jul 2003 | A1 |
20030127608 | Shields et al. | Jul 2003 | A1 |
20040079989 | Kaneko et al. | Apr 2004 | A1 |
20040155253 | Chae et al. | Aug 2004 | A1 |
20050074340 | Xu et al. | Apr 2005 | A1 |
20050153530 | Ku et al. | Jul 2005 | A1 |
20050263795 | Choi et al. | Dec 2005 | A1 |
20050280026 | Isaacson et al. | Dec 2005 | A1 |
20060011990 | Furukawa et al. | Jan 2006 | A1 |
20060079057 | Cho et al. | Apr 2006 | A1 |
20060081930 | Maegawa et al. | Apr 2006 | A1 |
20060163670 | Ellis-Monaghan et al. | Jul 2006 | A1 |
20070007571 | Lindsay et al. | Jan 2007 | A1 |
20070114603 | Inagaki | May 2007 | A1 |
20070166972 | Park | Jul 2007 | A1 |
20070176227 | Liu et al. | Aug 2007 | A1 |
20070187776 | Sasaki | Aug 2007 | A1 |
20070189702 | Arndt et al. | Aug 2007 | A1 |
20070210299 | Hirose et al. | Sep 2007 | A1 |
20070215860 | Komiyama et al. | Sep 2007 | A1 |
20070252131 | Tong et al. | Nov 2007 | A1 |
20070298558 | Yamauchi et al. | Dec 2007 | A1 |
20080035962 | Kim | Feb 2008 | A1 |
20080054351 | Ooki | Mar 2008 | A1 |
20080061285 | Arghavani et al. | Mar 2008 | A1 |
20080076216 | Pae et al. | Mar 2008 | A1 |
20080079074 | Icel et al. | Apr 2008 | A1 |
20080122005 | Horsky et al. | May 2008 | A1 |
20080124920 | Fitz et al. | May 2008 | A1 |
20080142838 | Ohta et al. | Jun 2008 | A1 |
20080169753 | Skipor et al. | Jul 2008 | A1 |
20080309234 | Cho et al. | Dec 2008 | A1 |
20090016001 | Miyakawa et al. | Jan 2009 | A1 |
20090019478 | Ko | Jan 2009 | A1 |
20090054752 | Jonnalagadda et al. | Feb 2009 | A1 |
20090159966 | Huang | Jun 2009 | A1 |
20090160010 | Kim | Jun 2009 | A1 |
20090173934 | Jain | Jul 2009 | A1 |
20090194788 | Liu | Aug 2009 | A1 |
20090286363 | Vinet et al. | Nov 2009 | A1 |
20090309229 | Angus et al. | Dec 2009 | A1 |
20100074293 | Lochmann et al. | Mar 2010 | A1 |
20100108984 | Cho et al. | May 2010 | A1 |
20100155703 | Jun et al. | Jun 2010 | A1 |
20100163843 | Choi et al. | Jul 2010 | A1 |
20100207173 | Anderson et al. | Aug 2010 | A1 |
20100213547 | He et al. | Aug 2010 | A1 |
20100213553 | Hargrove et al. | Aug 2010 | A1 |
20100224861 | Jain et al. | Sep 2010 | A1 |
20100224938 | Zhu | Sep 2010 | A1 |
20100308374 | Liu et al. | Dec 2010 | A1 |
20110079767 | Senes et al. | Apr 2011 | A1 |
20110163327 | Ueno et al. | Jul 2011 | A1 |
20110176564 | Hogg et al. | Jul 2011 | A1 |
20110193145 | Ikarashi et al. | Aug 2011 | A1 |
20110230030 | de Souza et al. | Sep 2011 | A1 |
20110309330 | Ohnesorge | Dec 2011 | A1 |
20120080793 | Danek et al. | Apr 2012 | A1 |
20120091448 | Ueno et al. | Apr 2012 | A1 |
20120132966 | Doris et al. | May 2012 | A1 |
20120181503 | Lee et al. | Jul 2012 | A1 |
20120229167 | Jain et al. | Sep 2012 | A1 |
20120280208 | Jain | Nov 2012 | A1 |
20120285532 | Yun et al. | Nov 2012 | A1 |
20120313144 | Zhang et al. | Dec 2012 | A1 |
20120313153 | Zhang et al. | Dec 2012 | A1 |
20130049128 | Scheiper et al. | Feb 2013 | A1 |
20130065371 | Wei et al. | Mar 2013 | A1 |
20130093289 | Zhang | Apr 2013 | A1 |
20130157450 | Fitz et al. | Jun 2013 | A1 |
20130178021 | Cheng et al. | Jul 2013 | A1 |
20130234203 | Tsai et al. | Sep 2013 | A1 |
20130240990 | Yin et al. | Sep 2013 | A1 |
20130302974 | Hahn | Nov 2013 | A1 |
20140015038 | Ng et al. | Jan 2014 | A1 |
20140084245 | Zhang | Mar 2014 | A1 |
20140084247 | Zhang | Mar 2014 | A1 |
20150053930 | Zhang | Feb 2015 | A1 |
20160111521 | Zhang | Apr 2016 | A1 |
20160149051 | Zhang | May 2016 | A1 |
20180261679 | Zhang | Sep 2018 | A1 |
Number | Date | Country |
---|---|---|
603711 | Jun 1994 | EP |
Entry |
---|
Alivisatos, “Semiconductor Clusters, Nanocrystals, and Quantum Dots,” Science 271(5251):933-937, 1996. (6 pages). |
Correa et al., “Preparation of AgBr Quantum Dots via Electroporation of Vesicles,” J. Am. Chem. Soc. 122:6432-6434, 2000. |
Foster et al., “Natural Hybrid Orbitals,” J. Amer. Chem. Soc. 102:7211-7218, 1980. |
Mulliken, “Electronic Population Analysis on LCAO-MO Molecular Wave Functions,” J. Chem. Phys. 23(10):1833-1840, 1955. |
Reed et al., “Intermolecular Interactions from a Natural Bond Orbital, Donor-Acceptor Viewpoint,” Chem. Rev. 88:899-926, 1988. |
Wallmeier et al., “Nature of the Semipolar XO Bond. Comparative Ab Initio Study of H3NO, H2NOH, H3PO, H2POH, H2P(O)F, H2SO, HSOH, HClO, ArO, and Related Molecules,” J. Amer. Chem. Soc. 101(11): 2804-2814, May 1979. (14 pages). |
Zhang et al., “A Study of Relationship Between Universality in Fractal Colloids Aggregation and Time-dependent SERS,” Science in China B 37(4):395-401, 1994. |
Zhang et al., “Time dependent surface enhanced Raman spectroscopy of pyridine in AgBr sol,” Spectrochimica Acta A 47(7):927-932, 1991. |
Zhang et al., 'Time dependent UV-absorption spectra and surface enhanced Raman scattering of pyridine in AgCl. |
Zhang et al., “Quantum Size Effect Studies of Isotropic and Electronic Properties of Silver Bromide Ionic Clusters,” 2012, 26 pages. |
Zhang, “Theoretical and Experimental Studies of Silver Bromide Clusters,” Doctoral dissertation, The University of Texas at Arlington, 2000, 130 pages. |
Zhang et al., “Theoretical Study of the Molecular and Electronic Structures of Neutral Silver Bromide Clusters (AgBr)n, n=1-9,” J. Phys. Chem. A 104:6287-6294, 2000. |
Asgharian et al., “Electric Birefringence of Surfactant Vesicles,” Journal of Molecular Liquids 72():315-322, 1997. |
Behrens et al., “The Active Site of Methanol Synthesis over Cu/ZnO/Al2O3 Industrial Catalysts,” Science 336(6083):893-897, 2012. (6 pages). |
Brus, “Electron-electron and electron-hole interactions in small semiconductor crystallites: The size dependence of the lowest excited electronic state,” The Journal of Chemical Physics 80(9):4403-4409, 1984. (8 pages). |
Chen et al., “Size Dependence of Structural Metastability in Semiconductor Nanocrystals,” Science 276(5311):398-401, 1997. |
Cullis et al., “Visible light emission due to quantum size effects in highly porous crystalline silicon,” Nature 353(6342):335-338, 1991. (3 pages). |
Ekimov et al., “Quantum size effect in three-dimensional microscopic semiconductor crystals,” JETP Letters 34(6):345-348, 1981. (5 pages). |
Guo et al., “Superconductivity Modulated by Quantum Size Effects,” Science 306(5703):1915-1917, 2004. (4 pages). |
Konstantatos et al., “Ultrasensitive solution-cast quantum dot photodetectors,” Nature 442(7099):180-183, 2006. |
Masumoto et al., “Lifetime of indirect excitons in AgBr quantum dots,” Physical Review B 46(3):1827-1830, 1992. (5 pages). |
Mayer et al., “Vesicles of variable sizes produced by a rapid extrusion procedure,” Biochimica et Biophysica Acta 858(1):161-168, 1986. |
Schelly, “Dynamics in water-in-oil microemulsions,” Current Opinion in Colloid & Interface Science 2(1):37-41, 1997. |
Scholl et al., “Quantum plasmon resonances of individual metallic nanoparticles,” Nature 483(7390):421-427, 2012. (8 pages). |
Alivisatos, “Perspectives on the Physical Chemistry of Semiconductor Nanocrystals,” The Journal of Physical Chemistry 100(31):13226-13239, 1996. |
Number | Date | Country | |
---|---|---|---|
20220140110 A1 | May 2022 | US |
Number | Date | Country | |
---|---|---|---|
61705612 | Sep 2012 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 16025982 | Jul 2018 | US |
Child | 17574329 | US | |
Parent | 13931234 | Jun 2013 | US |
Child | 14982316 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 14982316 | Dec 2015 | US |
Child | 16025982 | US |