Ultra low silicon loss high dose implant strip

Information

  • Patent Grant
  • 9564344
  • Patent Number
    9,564,344
  • Date Filed
    Tuesday, May 26, 2015
    9 years ago
  • Date Issued
    Tuesday, February 7, 2017
    7 years ago
Abstract
Improved methods for stripping photoresist and removing ion implant related residues from a work piece surface are provided. According to various embodiments, plasma is generated using elemental hydrogen, a fluorine-containing gas and a protectant gas. The plasma-activated gases reacts with the high-dose implant resist, removing both the crust and bulk resist layers, while simultaneously protecting exposed portions of the work piece surface. The work piece surface is substantially residue free with low silicon loss.
Description
FIELD OF INVENTION

The present invention pertains to methods and apparatuses to remove or strip photoresist material and removing related residues from a work piece surface. In certain embodiments, this application relates to methods and apparatus for stripping resist after ion implant or plasma assisting doping implant (low dose or high-dose implanted resist).


BACKGROUND

Photoresist is a light sensitive material used in certain fabrication processes to form a patterned coating on a work piece, e.g., a semiconductor wafer, during processing. After exposing the photoresist coated surface to a pattern of high energy radiation, a portion of the photoresist is removed to reveal the surface below, leaving the rest of the surface protected. Semiconductor processes such as etching, depositing, and ion implanting are performed on the uncovered surface and the remaining photoresist. After performing one or more semiconductor processes, the remaining photoresist is removed in a strip operation.


During ion implantation, dopant ions, e.g., ions of boron, boron difluoride, indium, gallium, thallium, phosphorous, arsenic, antimony, bismuth, or germanium, are accelerated toward a work piece target. The ions implant in exposed regions of the work piece as well as in the remaining photoresist surface. The process may form well regions (source/drain) and lightly doped drain (LDD) and doubled diffused drain (DDD) regions. The ion implant impregnates the resist with the implant species and depletes the surface of hydrogen. The outer layer or crust of the resist forms a carbonized layer that may be much denser than the underlying bulk resist layer. These two layers have different thermal expansion rates and react to stripping processes at different rates.


The difference between the outer layer and bulk layer is quite pronounced in post high-dose ion implant resist. In high-dose implantation, the ion dose may be greater than 1×1015 ions/cm2 and the energy may be from 10 Kev to greater than 100 keV. Traditional high dose implantation strip (HDIS) processes employ oxygen chemistries where monatomic oxygen plasma is formed away from the process chamber and then directed at the work piece surface. The reactive oxygen combines with the photoresist to form gaseous by-products which is removed with a vacuum pump. For HDIS, additional gases are needed to remove the implanted dopants with oxygen.


Primary HDIS considerations include strip rate, amount of residue, and film loss of the exposed and underlying film layer. Residues are commonly found on the substrate surface after HDIS and stripping. They may result from sputtering during the high-energy implant, incomplete removal of crust, and/or oxidation of implant atoms in the resist. After stripping, the surface should be residue free or substantially residue free to ensure high yield and eliminate the need for additional residue removal processing. Residues may be removed by overstripping, i.e., a continuation of the strip process past the point nominally required to remove all photoresist. Unfortunately, in conventional HDIS operations, overstripping sometimes removes some of the underlying functional device structure. At the device layer, even very little silicon loss from the transistor source/drain regions may adversely affect device performance and yield, especially for ultra shallow junction devices fabricated at the <32 nm design rule or below.


What is needed therefore are improved methods and apparatus for stripping photoresist and ion implant related residues, especially for HDIS, which minimizes silicon loss and leaves little or no residue while maintaining an acceptable strip rate.


SUMMARY OF THE INVENTION

Improved methods for stripping photoresist and removing ion implant related residues from a work piece surface are provided. According to various embodiments, plasma is generated using elemental hydrogen, a fluorine-containing gas and a protectant gas. The plasma-activated gases reacts with the high-dose implant resist, removing both the crust and bulk resist layers, while simultaneously protecting exposed portions of the work piece surface. The work piece surface is left substantially residue free with low silicon loss.


These and other features and advantages of the present invention will be described in more detail below with reference to the associated drawings.





BRIEF DESCRIPTION OF THE DRAWINGS


FIGS. 1A-1D depict various stages of semiconductor device fabrication before and after ion implantation and stripping operations.



FIGS. 2A-2D depict various stages of semiconductor device fabrication before and after ion implantation and stripping operations according to certain embodiments in which the device includes a metal gate.



FIG. 3A shows residue remaining as functions of NF3 flow rate and CF4 flow rate.



FIG. 3B shows silicon loss as functions of NF3 flow rate and CF4 flow rate.



FIGS. 4 and 5 are a process flow diagrams showing various operations in accordance with certain embodiments of the present invention.



FIG. 6 shows silicon loss as a function of CO2 flow rate.



FIG. 7 shows a multi-station sequential architecture suitable for implementing aspects of the present invention.



FIG. 8 is a schematic illustration showing an apparatus suitable for implementing aspects of the present invention.





DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Introduction

In the following detailed description of the present invention, numerous specific embodiments are set forth in order to provide a thorough understanding of the invention. However, as will be apparent to those skilled in the art, the present invention may be practiced without these specific details or by using alternate elements or processes. In other instances well-known processes, procedures and components have not been described in detail so as not to unnecessarily obscure aspects of the present invention.


In this application, the terms “work piece”, “semiconductor wafer”, “wafer” and “partially fabricated integrated circuit” will be used interchangeably. One skilled in the art would understand that the term “partially fabricated integrated circuit” can refer to a silicon wafer during any of many stages of integrated circuit fabrication thereon. The following detailed description assumes the invention is implemented on a wafer. However, the invention is not so limited. The work piece may be of various shapes, sizes, and materials. In addition to semiconductor wafers, other work pieces that may take advantage of this invention include various articles such as displays, printed circuit boards, and the like.


As mentioned previously, the methods and apparatus of the invention may be used to efficiently and effectively to remove photoresist materials after high-dose ion implantation. The invention is not limited to high-dose implant strip (HDIS). The invention is also not limited to any particular category of dopants implanted. For instance, described methods and apparatus may be effectively used with stripping after medium or low dose implant. Although specific dopant ions such as boron, arsenic, and phosphorous are discussed, the described methods and apparatus may be effectively used to strip resist impregnated with other dopants, such as nitrogen, oxygen, carbon, germanium, and aluminum.


The methods and apparatus of the present invention use plasmas that are produced from gases that contain hydrogen. In certain embodiments, the gases also contain a weak oxidizing agent, a fluorine-containing gas and a protectant gas, such as CF4. One skilled in the art will recognize that the actual species present in the plasma may be a mixture of different ions, radicals, and molecules derived from the hydrogen, weak oxidizing agent, fluorine containing gas and protectant gas. It is noted that other species may be present in the reaction chamber, such as small hydrocarbons, carbon dioxide, water vapor and other volatile components as the plasma reacts with and breaks down the organic photoresist and other residues. One of skill in the art will also recognize that the initial gas/gases introduced into the plasma is/are often different from the gas/gases that exist in the plasma as well as the gas/gases contact the work piece surface during strip.



FIG. 1A to 1D depicts various stages of semiconductor fabrication before and after ion implantation and stripping operations. FIG. 1A shows a semiconductor substrate 101 coated with photoresist material 103. The substrate 101 may include one or more layers of deposited film, e.g., oxide film, silicide contact, and/or polysilicon film, or may be a bare silicon substrate, including for example a silicon-on-insulator type substrate. Initially, the photoresist material coats the entire substrate surface. The photoresist is then exposed to patterned radiation generated through a mask and developed to remove a portion of the material, e.g., the opening 104 shown in FIG. 1A between the remaining photoresist materials 103.


The substrate is then exposed to an ion implant process. During ion implant, the surface of the work piece or wafer is implanted with dopant ions. The process may be, for example, a plasma-immersion ion implantation (PIII) or ion beam implantation. The ions bombard the substrate surface, including the exposed silicon layer 101 and the photoresist 103. With high energy ion implantation, small amounts of the underlying material 107 may be sputtered to the photoresist sidewalls. See FIG. 1B. This material may include some of the implant species, other material in the plasma or ion beam, and by-products of the implantation. They include silicon, aluminum, carbon, fluorine, titanium, other contact materials such as cobalt, and oxygen in both elemental and compound forms. The actual species depend on the composition of the substrate before ion implant, the photoresist, and the implanted species.


At the exposed silicon layer 101, a doped region 109 is created. The ion energy or intensity of the bombardment determines the depth or thickness of the doped region. The density of the ion flux determines the extent of doping.


The ions also impregnate the photoresist surface creating a crust layer 105. The crust layer 105 may be carbonized and highly cross-linked polymer chains. The crust is usually depleted of hydrogen and impregnated with the implant species. The crust layer 105 is denser than the bulk resist layer 103. The relative density depends on the ion flux while the thickness of the crust layer depends on the ion energy.


This crust layer 105 is harder to strip than the bulk photoresist 103 below. Removal rates of the crust layer may be 50% or 75% slower than the underlying bulk photoresist. The bulk photoresist contains relatively high levels of chemically bonded nitrogen and some of its original casting solvent. At elevated wafer temperature, e.g., above 150 to above 200° C., the bulk resist can outgas and expand relative to the crust layer. The entire photoresist can then “pop” as the underlying bulk photoresist builds up pressure under the crust. Photoresist popping is a source of particles and process defects because the residues are especially hard to clean from the wafer surface and chamber internal parts. With high-dose ion implantation, the density difference between the crust and underlying bulk photoresist layer is even higher. The crust may also be thicker.



FIG. 1C shows the substrate after a strip that fails to completely remove the photoresist 103 and the sidewall sputter residue 107. The sidewall sputter residue 107 may include particles that do not form a volatile compound under conventional strip chemistries. These particles may remain after a conventional strip operation. The residue may also include oxides of implanted species formed with the reactive oxygen used in the conventional strip chemistry, such as boron oxide and arsenic oxide. Portions of the crust 105 may also remain on the substrate. Crust sidewalls and corners at the bottom of photoresist vias may be hard to strip because of geometries.


These residue particles may be removed by overstripping in some cases, using fluorinated chemistry, or wet cleaning the wafer. Overstripping in conventional oxygen chemistry has been found to cause unwanted silicon oxidation but still not remove boron oxide and arsenic oxide residues if present. Using fluorinated compounds in plasmas generated in accordance with this invention produces fluorine radicals that can form volatile boron fluoride and arsenic fluoride. This helps remove residues but may unfortunately also etch underlying silicon and silicon oxide from the substrate. Use of the particular strip fluorinated chemistries in accordance with embodiments of this invention mitigates this problem.


Silicon loss is a function of resist thickness, crust thickness, and percent overstrip. Longer and more aggressive stripping to remove thicker resist can also remove more silicon. For resist with thicker crust, the difference between the crust layer and bulk resist layer is even more pronounced. The thicker crust sidewalls and corners are even harder to strip. Thus, strip processes designed to remove thick crust also tends to remove more silicon. Overstrip may be used to address resist uniformity and geometries in addition to residue removal. Overstrip is a continuation of the strip process past the point nominally required to remove all photoresist. If the photoresist is totally removed in some areas of the wafer but not others, continuation of the strip process would cause additional material, typically silicon and silicon oxide, to be removed from areas that are already stripped. Typical overstrip is about 100%.



FIG. 1D shows the substrate after all residue has been removed. According to various embodiments, the residue is removed without additional silicon loss or oxidation and with minimum delay. In certain embodiments, the strip process leaves no residue and thus reduces the number of process steps.



FIGS. 2A-2D depicts various stages of semiconductor fabrication before and after ion implantation and stripping operations for a particular embodiment in which the device includes a metal gate. FIG. 2A shows the partially fabricated device including metal gate stack 210 and patterned photoresist 203 on semiconductor substrate 201 prior to ion implantation. Note that patterned photoresist 203 partially obscures the view of metal gate stack 210 in the depicted figure. In certain embodiments, substrate 201 is a silicon-on-insulator substrate. Shallow trench isolation (STI) regions 205 are embedded with substrate 201 and are generally trenches filled with an insulating material such as silicon oxide. FIG. 2B shows the device during implantation, including ion beam flux 214 and resputter flux 216. The resputter flux 216 deposits substrate materials (Si, STI and SiN) on the sidewall. After implantation, a crust 215 is formed on the top (215a) and sidewalls (215b) of the bulk photoresist 203 as shown in FIG. 2C. The top crust 215a and side crust 215b may see different environments during implantation due to the angle of the ion implant beam flux 214 as well as the sidewall deposition from the resputter flux 216. Using the processes described herein, the bulk photoresist 203 and crust formations 215a and 215b are removed, leaving an undamaged metal gate 210 and minimal loss of surface material from the surfaces of substrate 201 and STI regions 205, as shown in FIG. 2D.


The methods described herein remove photoresist and residues while minimizing silicon loss and damage to the gate stack. According to various embodiments, the metal gate stack can include one or more of titanium nitride (TiN), Ta, TaN, or W. A high-k gate dielectric such as hafnium oxide, zirconium oxide and titanium oxide may be disposed between the substrate and metal gate. Unlike polysilicon gates, metal gates are incompatible with conventional oxygen-based strip chemistries. Moreover, conventional oxygen-based chemistries result in high silicon loss.


One aspect of the invention relates to novel strip chemistries for high dose implant resist and residue removal that limit silicon loss. According to various embodiments, the photoresist and residues are exposed to a plasma formed from molecular hydrogen, a weak oxidizing agent, a fluorine-containing compound and a protectant compound. The disclosed processes achieve a substantially residue free strip process with minimal silicon loss and are compatible with metal gates. Without being bound by any particular theory or mechanism of reaction, it is believed that fluorine radicals in the plasma combine with hydrogen in the process gas to form hydrogen fluoride (HF) instead of remaining as fluorine radicals. The silicon loss is believed to be reduced in part because the protectant compound reacts with the surface silicon to form protective polymerized films, carbides, nitrides or other non-oxide protective layers, which have lower etch rates than oxides in HF.


Process Chemistries


As indicated, the strip process involves generating a plasma from a gas including various component gases. The strip chemistries described herein are hydrogen-based, rather than oxygen-based. Molecular hydrogen (H2) is the main component of the plasma-generating gas, with 1,000-40,000 sccm, e.g., 1,000-6,000 sccm, H2 run in the background, with example flow rates of other components of the plasma-generating gas being at least an order of magnitude. According to various embodiments, the other component gases include a fluorine-containing compound and a protectant compound. In many embodiments, carbon dioxide or other weak oxidizing agent is included, though in certain embodiments it is not.


Examples of weak oxidizing agents include carbon oxides such as carbon dioxide (CO2), carbon monoxide (CO), nitrogen oxides such as nitrous oxide (N2O), nitric oxide (NO), nitrogen dioxide (NO2), and sulfur oxides such as sulfur oxide (SO) and sulfur dioxide (SO2). Examples of other weak oxides include any oxygen containing hydrocarbons (CXHYOZ) and water (H2O). In certain embodiments the weak oxidizing agent is a carbon-containing compound. In particular embodiments, carbon dioxide is used as the weak oxidizing agent because it is cheap, safe, and effective.


The fluorine-containing gas can be nitrogen trifluoride (NF3), sulfur hexafluoride (SF6), hexafluoroethane (C2F6), tetrafluoromethane (CF4), trifluoromethane (CHF3), difluoromethane (CH2F2), octofluoropropane (C3F8), octofluorocyclobutane (C4F8), octofluoro[1-]butane (C4F8), octofluoro[2-]butane (C4F8), octofluoroisobutylene (C4F8), fluorine (F2), and the like. In particular embodiments, the fluorine-containing gas is NF3, SF6, F2, or HF vapor. As described below, it has been found that these gases are superior strip gases than certain carbon-containing etchants such as CF4. In certain embodiments, the fluorine-containing compound is a non-carbon containing compound. In a particular embodiment, NF3 is used as the fluorine-containing gas. As discussed above, it is believed that the main etchant component in the chamber during the strip is HF vapor. Accordingly, in certain embodiments, any fluorine-containing gas that readily converts to HF vapor may be used.


The protectant compound is generally a carbon-containing compound, though in certain embodiments it may be a nitrogen-containing compound. In certain embodiments, the protectant gas may also be a fluorine-containing compound. For example, in certain embodiments, the protectant compound is CF4. It should be noted that the process chemistry generally includes both a fluorine-containing compound (e.g., NF3) and a protectant compound (CF4), where these compounds are distinct. That is, even where the protectant compound contains fluorine, a distinct fluorine-containing compound is provided as well. In certain embodiments, the fluorine-containing compound is a significantly stronger etchant than the protectant compound. In certain embodiments, the protectant compound is a carbon-containing compound, with examples including CF4, and CH4. In certain embodiments, the protectant compound is a nitrogen-containing compound. Without being bound by a particular theory or mechanism, it is believed that the protectant compound reacts with, or provides reactant species to react with, the silicon/silicon oxide surfaces, forming for example, carbides and nitrides, that are more resistant to etching. For example, the etch rate of a nitride in HF is on the order of about 50 times less than that of an oxide, with the etch rate of a carbide about at least about an order of magnitude less than that of a nitride. In certain embodiments, oxygen-containing compounds may be employed as protectant compounds, so long as the compounds are not strong oxidants.


In a particular embodiment, the strip chemistry is H2/CO2/NF3/CF4, with example relative volumetric ratios being 100/0.1-1/0.5-4/2-5. In one example, a ratio is 3000/32/15/100. The total flow rate of gas, the relative amount of weak oxidizing agent, fluorine-containing gas, protectant gas and other conditions in the strip chamber can vary depending upon, among other factors, plasma type (downstream versus direct), RF power, chamber pressure, substrate (wafer) size and type of weak oxidizing agent, fluorine-containing gas and protectant gas used. Based on a 300 mm wafer in a Novellus Gamma™ system, the total flow rate of gas may range between about 1,000 sccm and about 40,000 sccm with the flow rate of carbon dioxide about 1 sccm and about 400 sccm and RF power will preferably range between about 300 Watts to about 5000 Watts. Chamber pressures will typically range between about 300 mTorr and about 2 Torr, e.g., between about 800 mTorr and about 1.6 Torr.


As discussed further below, in certain embodiments, the ratios of fluorine-containing gas and protectant gas are varied in certain process sequence to provide complete photoresist and residue removal and low silicon loss. Also as discussed further below, the carbon dioxide or other weak oxidizing agent is controlled to reduce silicon loss.


Process Sequences


In certain embodiments, process sequences effective to remove the high dose implant crust and residue removal are provided. In certain embodiments, the process sequences involve varying the ratio of the fluorine-containing gas and the protectant gas during the process sequence to provide the necessary removal. In certain embodiments, the process sequences involve an operation in which the wafer is exposed to a plasma generated from a gas including a fluorine-containing and protectant component gases followed by an operation in which the wafer is exposed to a plasma generated from a fluorine-containing gas only. In certain embodiments, these operations may be reversed.



FIGS. 3A and 3B show experimental results indicating that the fluorine-containing gas (NF3) and a protectant gas (CF4) may be employed to both reduce residue and reduce silicon loss. FIG. 3A shows a residue score, which indicates the amount of residue, as functions of NF3 and CF4 flow rates (with the other compound held at constant flow rate). As flow rate increases, the residue decreases due to the increased presence of fluorine. Note that in embodiments wherein the protectant gas is not a fluorine-containing compound, the curve for the protectant gas may be flattened. FIG. 3B shows silicon loss as functions of NF3 and CF4 flow rates. Silicon loss increases with increasing NF3 flow rate, due to the etching of the surface by activated fluorine species and/or fluorine-containing compounds in the plasma. However, silicon loss decreases with increasing CF4 flow rate at a fixed NF3 flow rate such as 60 sccm as indicated on FIG. 3B. The slope of the CF4 response is higher or lower depending on NF3 flow rate—illustrating the importance of having the right ratio. As indicated above, it is believed that the decrease in silicon loss with higher CF4 flow rates (contrary to what would normally be expected with increasing fluorine) may be due to the formation of a carbon-containing protective film at the substrate surface. The protective film may be formed by a polymerization reaction between carbon species and the silicon surface material. The use of a fluorine-containing protective gas allows the protectant gas to simultaneously provide a protective effect as well as (along with the fluorine-containing gas) provide residue removal.


If NF3 is used alone (e.g., in a H2/CO2/NF3 process), the residue may all be removed, but at an unacceptably high silicon loss. If CF4 is used alone (e.g., in a H2/CO2/CF4 process), the removal process will be significantly slower, and may not result in complete removal. According to various embodiments, the process includes at least one operation that uses a combination of NF3 and CF4. For example, in one embodiment, a post-high implant dose (post-HDI) wafer may be placed into a strip chamber. After pre-heating the wafer, H2/CO2/CF4/NF3 gas is introduced in the chamber, and a plasma struck. The wafer is exposed to the plasma for a period of time sufficient to clean the crust, bulk photoresist and other residue.


In certain embodiments, the process sequence varies the relative amount of NF3 (or other fluorine-containing gas) and CF4 (or other protectant gas). Depending on the type of resist, ion implanted and implantation parameters, different process sequences may be employed. Below are descriptions of sequences or parts of sequences that may be employed to remove parts of the bulk photoresist, crust and sputter residue, along with examples of process sequences for stripping various post-implant photoresist and residue formations. For simplicity, the below description refers to NF3 and CF4, however, it should be understood that other fluorine-containing and protectant gases, respectively may be employed for either of these component gases. In certain embodiments, a two step process for removing side and top crusts is employed, involving NF3+CF4, followed by NF3 only. (H2 and optionally CO2 are run in the background for all strip operations). The two step process is employed to remove the side crust (NF3+CF4) followed by the top crust (NF3 only). The NF3 only operation may involve a fluorine “spike” or “burst” in which the NF3 flow rate is increased by two or more times. For example, the following per-station flow rates may be applied: First operation (side crust): 2-3 liters per minute (lpm) H2; 32 sccm CO2; 100 sccm CF4; 15 sccm NF3. Second operation (top crust): 2-3 lpm H2; 32 sccm CO2; 0 sccm CF4; 50 sccm NF3. It should be noted that the flow rates described may be scaled up or down depending on the size and configuration of the reactor, wafer size, and dose time. It has been found that in certain cases using NF3 only, for an acceptable level of silicon loss, the top crust is removed, but the side crust is not removed. It has also been found that in certain cases using NF3+CF4, for an acceptable level of silicon loss, removes the side crust but not the top crust. Accordingly, employing a two-step process as discussed allows removal of both the side and top crusts.



FIG. 4 describes a process flow 400 for removing photoresist and crusts according to various embodiments. First in an operation 401, the wafer is pre-heated to a temperature low enough to prevent popping, but high enough to provide an acceptable etch rate. According to various embodiments, this may be between 200 C-400 C, more particularly between 240 C-350 C, e.g., at 285 C. At operation 403, the wafer is exposed to a plasma generated from hydrogen, carbon dioxide, nitrogen trifluoride and carbon tetrafluoride (H2/CO2/NF3/CF4). Generating the plasma generally involves introducing the component gases (which may be pre-mixed or not) into a plasma source. Various types of plasma sources may be used in accordance with the invention, including RF, DC, and microwave based plasma sources. In certain embodiments, the plasma is a remote plasma source though it may also be in-situ (i.e., in the strip chamber). This first operation may remove the side crust and the bulk photoresist, while protecting the surface from silicon loss. Then in an operation 405, the CF4 flow is turned off, and the wafer is exposed to a plasma generated from hydrogen, carbon dioxide and nitrogen trifluoride (H2/CO2/NF3) only. This operation removes the top crust residue. After removing byproducts (not shown), the process ends at an operation 407, and the cleaned wafer may be removed.


In certain embodiments, in addition to or instead of turning off the CF4, the CF4/NF3 ratio may be changed as necessary by increasing or decreasing the flow rates. For example, in certain embodiments, a combination of CF4 and NF3 is employed to remove the bulk photoresist and/or side crusts. NF3 is spiked at various points in the process to provide additional removal for residues not easily removed. Spiking NF3 may or may not involve reducing or turning the CF4 flow. FIG. 5 shows an example of such a process 500 according to various embodiments. As with the previous example, the wafer is first pre-heated in an operation 501. Then the wafer is exposed to a plasma generated from H2/CO2/NF3/CF4, with NF3 spiked, in an operation 503. This operation may remove the crust while protecting against silicon loss. In certain embodiments, both top and side crusts may be removed. Then in an operation 505, the NF3 flow rate is reduced and the wafer is exposed to a plasma generated from H2/CO2/NF3/CF4 for removal of the bulk photoresist. In an operation 507, the CF4 flow is turned off and the wafer is exposed to a plasma generated from H2/CO2/NF3. The NF3 is optionally spiked during this operation. This operation may be an overstrip operation to completely remove any remaining residue. Overstripping refers to a continuation of the strip process past the point nominally required to remove all photoresist, and may involve stripping material from already cleaned surfaces. After removing byproducts (not shown), the process ends at an operation 509, and the cleaned wafer may be removed.


As indicated, depending on the particular post-implant photoresist and residue formation on the wafer or other work piece, spiking NF3 may be done at different stages in the process. For example, NF3 may be spiked at the beginning of the removal process to facilitate difficult top crust removal. The top crust may be removed at the beginning of the process to prevent the possibility of popping. Bulk photoresist removal may then be performed using a lower NF3 flow rate in combination with CF4. In certain embodiments, NF3 is spiked after removal of the bulk photoresist to facilitate stringer removal. Stringers are long, narrow photoresist residue segments that may be left by non-exposure between two adjacent exposure areas.


In certain embodiments, the NF3 and CF4 ratio during removal of all or part of the bulk photoresist may be considered to be a “base” ratio, with spikes measured relative to this ratio. So for example, taking a NF3:CF4 during bulk photoresist removal to be a “base,” according to various process sequences the ratio may be raised prior to and/or after the bulk photoresist removal. In one example, the base ratio is 3:20 (e.g., 15 sccm NF3, 100 sccm CF4) with a spike raising the ratio to 1:2 (50 sccm NF3, 100 sccm CF4), or in cases in which CF4 is not present, infinity. The actual flow rates and ratios employed for any particular process may vary; however by changing the relative flow rates and the ratio, the removal process can be controlled using the effects shown in FIGS. 3A and 3B. In certain embodiments, CF4 only and no NF3 may be present for one or more operations, however, in many embodiments, CF4 has been found to provide adequate protection allowing the process to take advantage of the higher removal rate of NF3. According to various embodiments, a base ratio of 1:50-1:2 may be employed, with a spike being higher than the base ratio. In certain embodiments, a NF3 spike may involve at least doubling the ratio of NF3:CF4.


As indicated above, in certain embodiments, a CO2 bleed gas is employed, and run at all times with H2. It has been found that for a 300 mm wafer, using 10-15 lpm H2 (2-3 lpm per station), running between about 100 sccm-300 sccm CO2 (20 to 60 sccm per station) results in less silicon loss than outside this range. This is shown in FIG. 6. The flow rates in FIG. 6 reflect the total CO2 over a 5-station chamber; on a per-station basis, the wafer sees 20 sccm-60 sccm CO2, more particularly 32 sccm.


Process Parameters


Inlet Gas


A hydrogen-containing gas, typically including molecular hydrogen, is introduced to the plasma source. The gas introduced to the plasma source contains the chemically active species that will be ionized or otherwise in the plasma source to form a plasma. The gas introduced to the plasma source includes a fluorine-containing gas such as elemental fluorine, nitrogen trifluoride, and sulfur hexafluoride. The gas introduced to the plasma includes a protectant gas, typically a carbon-containing protectant gas. In certain embodiments, the protectant gas is a fluorocarbon gas, such as carbon tetrafluoride, C2F6 or a hydrofluorocarbon.


In certain specific embodiments, the gas introduced to the plasma source comprises between about 0.1% to about 3% carbon tetrafluoride by volume and about 0.3% to 2% nitrogen trifluoride by volume. The gas introduced to the plasma source may include a weak oxidizing agent such as carbon dioxide, carbon monoxide, nitrogen dioxide, nitrogen oxide and/or water. In certain embodiments, the weak oxidizing agent is carbon dioxide. According to various embodiments, the inlet gas may include between about 1 and 99 volume percent, about 80 and 99.9 volume percent, or about 95 volume percent molecular hydrogen, between about 0 and 25 volume percent CO2 or other weak oxidizing agent, between about 0.1 and 3 volume percent nitrogen trifluoride or other non-carbon containing fluorine-containing compound and between about 0.1 and 6% volume percent carbon tetrafluoride or other protectant compound.


In certain embodiments, the gas inlet to the plasma source consists essentially of molecular hydrogen, carbon dioxide or other weak oxidizing agent, non-carbon containing fluorine-containing compound, and protectant compound. In certain embodiments wherein the protectant gas flow is shut off in one or more operations in a process sequence, the gas inlet to the plasma source consists essentially of molecular hydrogen, carbon dioxide or other weak oxidizing agent and non-carbon containing fluorine-containing compound. In other embodiments, an additional one or more gasses may be added to the process gas. For example, an inert gas may be added.


The gas introduced to the plasma source may be premixed, partially mixed or unmixed. Individual gas sources may flow into a mixing plenum before being introduced to the plasma source. In other embodiments, the different gases may separately enter the plasma source. The gas introduced to the plasma source may have different compositions when used in different reaction stations of a multistation chamber. For example in a 6-station chamber, station 1 (or station 2, if station 1 is used for pre-heat) or station 6 may employ process gases with relatively higher amounts of NF3 gas to remove the crust or the residue, respectively. One or more of the other stations may employ process gases with little or no protectant gas. Process gases with no carbon dioxide or weak oxidizing agents may also be used.


Methods of stripping photoresist and etch materials using hydrogen-based plasmas with weak oxidizing agents are disclosed in U.S. Pat. No. 7,288,484, which is hereby incorporated by reference in its entirety and for all purposes. Post-HDI methods of stripping photoresist and etch residue are described in U.S. Patent Publication No. US-2009-0053901, which is hereby incorporated by reference in its entirety and for all purposes.


Plasma Generation


Various types of plasma sources may be used in accordance with the invention, including RF, DC, and microwave based plasma sources. In a preferred embodiment, a downstream RF plasma source is used. Typically, the RF plasma power for a 300 mm wafer ranges between about 300 Watts to about 10 Kilowatts. In some embodiments, the RF plasma power is between about 2000 Watts and 5000 Watts, e.g., 3500 W.


Showerhead Assembly


According to various embodiments of the present invention the plasma gas is distributed to the work surface via a showerhead assembly. The showerhead assembly may be grounded or have an applied voltage to attract some charge species while not affecting the flow of neutral species to the wafer, e.g., 0-1000 watt bias. Many of the electrically charged species in the plasma recombine at the showerhead. The assembly includes the showerhead itself which may be a metal plate having holes to direct the plasma and inert gas mixture into the reaction chamber. The showerhead redistributes the active hydrogen from the plasma source over a larger area, allowing a smaller plasma source to be used. The number and arrangement of the showerhead holes may be set to optimize strip rate and strip rate uniformity. If the plasma source is centrally located over the wafer, the showerhead holes are preferably smaller and fewer in the center of the showerhead in order to push the active gases toward the outer regions. The showerhead may have at least 100 holes. Suitable showerhead include the Gamma xPR showerhead or the GxT drop-in showerhead available from Novellus Systems, Inc. of San Jose, Calif. In embodiments in which there is no showerhead assembly, the plasma enters the process chamber directly.


Process Chamber


The process chamber may be any suitable reaction chamber for the strip operation being performed. It may be one chamber of a multi-chambered apparatus or it may simply be a single chamber apparatus. The chamber may also include multiple stations where different wafers are processed simultaneously. The process chamber may be the same chamber where the implant, etch, or other resist-mediated process takes place. In other embodiments, a separate chamber is reserved for the strip. Process chamber pressure may range from about 600 mTorr to 2 Torr. In certain embodiments, the pressure ranges from about 0.9 Torr to 1.5 Torr.


The process chamber includes one or more processing stations on which strip operations are performed. In certain embodiments, the one or more processing stations includes a preheat station, at least one strip station, and an over-ash station. The wafer support is configured to support the wafer during processing. The wafer support may also transfer heat to and from the wafer during processing to adjust the wafer temperature as necessary. In certain embodiments, the wafer is supported on a plurality of minimum contacts and does not physically contact the wafer support surface plane. A spindle picks up the wafer and transfers the wafer from one station to another.



FIG. 8 is a schematic illustration showing aspects of a downstream plasma apparatus 800 suitable for practicing the present invention on wafers. Apparatus 800 has a plasma producing portion 811 and an exposure chamber 801 separated by a showerhead assembly 817. Inside exposure chamber 801, a wafer 803 rests on a platen (or stage) 805. Platen 805 is fitted with a heating/cooling element. In some embodiments, platen 805 is also configured for applying a bias to wafer 803. Low pressure is attained in exposure chamber 401 via vacuum pump via conduit 807. Sources of gaseous hydrogen (with or without dilution/carrier gas) and carbon dioxide (or other weak oxidizing agent) provide a flow of gas via inlet 809 into plasma producing portion 811 of the apparatus. Plasma producing portion 811 is surrounded in part by induction coils 813, which are in turn connected to a power source 815. During operation, gas mixtures are introduced into plasma producing portion 811, induction coils 813 are energized and a plasma is generated in plasma producing portion 811. Showerhead assembly 817 may have an applied voltage or be grounded directs the flow of species into exposure chamber 801. As mentioned, wafer 803 may be temperature controlled and/or a RF bias may be applied. Various configurations and geometries of the plasma source 811 and induction coils 813 may be used. For example, induction coils 813 may loop around the plasma source 811 in an interlaced pattern. In another example, the plasma source 811 may be shaped as a dome instead of a cylinder. A controller 850 may be connected to components of the process chamber, and control process gas composition, pressure, temperature and wafer indexing of the stripping operations. Machine-readable media may be coupled to the controller and contain instructions for controlling process conditions for these operations.


Suitable plasma chambers and systems include the Gamma 2100, 2130 I2CP (Interlaced Inductively Coupled Plasma), G400, and GxT offered by Novellus Systems, Inc. of San Jose, Calif. Other systems include the Fusion line from Axcelis Technologies Inc. of Rockville, Md., TERA21 from PSK Tech Inc. in Korea, and the Aspen from Mattson Technology Inc. in Fremont, Calif. Additionally, various strip chambers may be configured onto cluster tools. For example, a strip chamber may be added to a Centura cluster tool available from Applied Materials of Santa Clara, Calif.


Work Piece


In preferred embodiments, the work piece used in accordance with the methods and apparatus of the invention is a semiconductor wafer. Any size wafer may be used. Most modern wafer fabrication facilities use either 200 mm or 300 mm wafers. As disclosed above, the process and apparatus disclosed herein strips photoresist after a processing operation such as etching, ion implant, or deposition. The present invention is suitable for wafers having very small features or critical dimensions, e.g., sub 100 nm, at 65 nm, or at or less than 45 nm. The low silicon loss feature of the HDIS as disclosed is particularly suitable for very shallow junctions of advanced logic devices. The present invention is also specifically suitable for wafers undergoing front end of the line (FEOL) ion implantation, especially high-dose ion implantation.


The plasma-activated species reacts with the photoresist and sputter residue on the wafer. At the wafer, the reactive gas may include a number of plasma activated species, the inert gas, radicals, charged species, and gas by-products. The volume concentration of various hydrogen species may be about 20-80% of the gas at the wafer. The volume concentration of various fluorine species may be 0.01% to about 2% or less than 1%. The volume concentration of various species from the weak oxidizing agent may be 0.05 to about 5% or about 1.2%. These species may include H2*, H2+, H+, H*, e, OH, O*, CO, CO2, H2O, HF, F*, F, CF, CF2, and CF3.


Process conditions may vary depending upon the wafer size. In some embodiments of the invention, it is desired to keep the work piece at a particular temperature during the application of plasmas to its surface. Wafer temperatures can range between about 110 degrees and about 500 degrees Celsius. To reduce the likelihood of photoresist popping described above, wafer temperature is preferably increased slowly until enough crust has been removed and photoresist popping ceases to be a concern. Initial station temperature may be about 110 degrees to about 260 degrees Celsius, for example, about 240 degrees Celsius. Later stations can use higher temperatures such as 285 degrees Celsius and about 350 degrees Celsius successfully with good strip rates. In certain embodiments, the temperature is increased during NF3 spikes to reduce Si loss associated with these spikes.


EXAMPLE PROCESSES

As indicated above, in certain embodiments, a multi-station strip apparatus is employed to perform the photoresist and residue stripping processes described herein. FIG. 7 is a simplified schematic showing a top view of such an apparatus including stations 1, 2, 3, 4, 5 and 6. Wafers enter the apparatus at station 1 via chamber 701, are transferred to each station in sequence for a processing operation at that station and exit from station 6 via chamber 702 after the process is complete. The architecture allows hydrogen based residue free high dose implant strip process with low silicon loss and TiN metal gate compatibility.


Example Process 1



















H2
CO2
NF3
CF4





Flow
Flow
Flow
Flow
Temper-




Rate
Rate
Rate
Rate
ature


Station
Operation
(lpm)
(sccm)
(sccm)
(sccm)
(C.)





















1
Pre-heat
0
0
0
0
240


2
Crust Removal
2-3
32
15
100
240


3-5
Bulk
2-3
32
15
100
285



Photoresist



Strip


6
Overash and
2-3
32
50
0
350



Residue Clean









The above process is an example of a process sequence including a NF3 spike in station 6.


Example Process 2



















H2
CO2
NF3
CF4





Flow
Flow
Flow
Flow
Temper-




Rate
Rate
Rate
Rate
ature


Station
Operation
(lpm)
(sccm)
(sccm)
(sccm)
(C.)





















1
Pre-heat
0
0
0
0
240


2
Crust Removal
2-3
32
15
100
240



(2-Stage)


50
100


3-5
Bulk
2-3
32
15
100
285



Photoresist



Strip


6
Overash and
2-3
32
50
0
350



Residue Clean









The above process is an example of a process sequence including a NF3 spike for half of the exposure time in station 2, during crust removal. For example, a wafer may be in the station for 18 seconds, with NF3 spiked for the second 9 seconds.


Example Process 3



















H2
CO2
NF3
CF4





Flow
Flow
Flow
Flow
Temper-




Rate
Rate
Rate
Rate
ature


Station
Operation
(lpm)
(sccm)
(sccm)
(sccm)
(C.)





















1
Pre-heat
0
0
0
0
240


2
Crust Removal
2-3
32
50
100
240



(2-Stage)


50
0


3-5
Bulk
2-3
32
15
100
285



Photoresist



Strip


6
Overash and
2-3
32
50
0
350



Residue Clean









The above process is an example of a process in which CF4 is shut off at a point during the station 2 exposure time, e.g., to aid in crust removal.


Example Process 4



















H2
CO2
NF3
CF4





Flow
Flow
Flow
Flow
Temper-




Rate
Rate
Rate
Rate
ature


Station
Operation
(lpm)
(sccm)
(sccm)
(sccm)
(C.)





















1
Pre-heat
0
0
0
0
240


2-5
Bulk
2-3
32
50
100
240



Photoresist



Strip and



Removal of



Residue for



Side Crust


3-5
Bulk
2-3
32
15
100
285



Photoresist



Strip


6
Overash and
2-3
32
50
0
350



Residue Clean









The above process sequences provide examples showing how the strip may be controlled by modifying the relative NF3 and CF4 flow rates.


While this invention has been described in terms of a few preferred embodiments, it should not be limited to the specifics presented above. Many variations on the above-described preferred embodiments, may be employed. Therefore, the invention should be broadly interpreted with reference to the following claims.

Claims
  • 1. A method of removing a resist from a work piece surface in a reaction chamber, the method comprising: forming a first plasma from a process gas mixture comprising molecular hydrogen, a non-carbon-containing fluorine-containing gas and a protectant compound, wherein said non-carbon-containing fluorine-containing gas and said protectant compound are provided in a first volumetric flow ratio, wherein the volumetric ratio of the molecular hydrogen to the non-carbon-containing fluorine-containing gas is at least 10:1;exposing the work piece surface to the first plasma to thereby remove a first portion of the resist from the work piece surface;changing the volumetric flow ratio of said non-carbon-containing fluorine-containing gas and said protectant compound to form a second plasma; andexposing the work piece surface to the second plasma to thereby remove a second portion of the resist from the work piece surface.
  • 2. The method of claim 1, wherein the protectant compound is a nitrogen-containing compound.
  • 3. The method of claim 1, wherein the protectant compound is a fluorocarbon protectant compound.
  • 4. The method of claim 3, wherein the fluorocarbon protectant compound is one of CF4, C2F6, CHF3, CH2F2, C3F8.
  • 5. The method of claim 1, wherein the non-carbon-containing fluorine-containing gas is one of NF3, F2, HF or SF6.
  • 6. The method of claim 5, wherein the non-carbon-containing fluorine-containing gas is NF3.
  • 7. The method of claim 1, wherein the resist removed from the work piece surface comprises a high-dose implanted resist wherein the first or section portion of the resist includes crosslinked polymer chains.
  • 8. The method of claim 7, wherein the work piece is substantially residue free of the high-dose implanted resist after removal and wherein less than about 2 angstroms silicon is lost from a silicon surface of the work piece.
  • 9. The method of claim 7, wherein the work piece is substantially residue free of the high-dose implanted resist after removal and wherein less than about 1 angstrom silicon is lost from a silicon surface of the work piece.
  • 10. The method of claim 1, wherein the first volumetric flow ratio of said non-carbon-containing fluorine-containing gas and said protectant compound is between about 1:20-1:5 and changing the volumetric flow ratio comprises changing the volumetric flow ratio to between about 1:4-1:2.
  • 11. The method of claim 1, wherein the first volumetric flow ratio of the non-carbon-containing fluorine-containing gas and said protectant compound is between about 1:20-1:5.
  • 12. The method of claim 1, wherein changing the volumetric flow ratio of said non-carbon-containing fluorine-containing gas and said protectant compound to form a second plasma comprises shutting off a flow of the protectant compound.
  • 13. The method of claim 1, wherein the process gas mixture further comprises carbon dioxide.
  • 14. The method of claim 1, wherein the resist is an ion-implanted resist including a crust portion and a bulk portion, wherein the crust portion is denser than the bulk portion, wherein the crust portion includes carbon and wherein at least some of the crust portion is removed by the first plasma.
  • 15. A method of removing resist from a work piece surface in a reaction chamber, the method comprising: forming a first plasma from a process gas mixture comprising molecular hydrogen, non-carbon-containing fluorine-containing gas and a protectant compound, wherein the volumetric ratio of the molecular hydrogen to the non-carbon-containing fluorine gas is at least 10:1; andexposing the work piece surface to the first plasma to thereby remove a first portion of resist from the work piece surface and simultaneously form a protective layer on a silicon-containing surface of the work piece, wherein the resist is an ion-implanted resist including a crust portion and a bulk portion, wherein the crust portion is denser than the bulk portion, wherein the crust includes carbon and wherein at least some of the crust is removed by the first plasma.
  • 16. The method of claim 15, wherein the protectant compound is a nitrogen-containing compound.
  • 17. The method of claim 15, wherein the protectant compound is a fluorocarbon protectant compound.
  • 18. The method of claim 15, wherein the non-carbon-containing fluorine-containing gas is one of NF3, F2, HF or SF6.
  • 19. The method of claim 15, wherein the protectant compound is CF4 and the non-carbon-containing fluorine-containing gas is NF3.
  • 20. The method of claim 15, wherein the process gas mixture further comprises carbon dioxide.
  • 21. A method of removing high-dose implanted resist from a work piece surface in a reaction chamber, the method comprising: removing a first portion of the high-dose implanted resist comprising: introducing a first gas comprising molecular hydrogen, a weak oxidizing agent, a non-carbon-containing fluorine containing gas and a protectant gas into a plasma source, wherein the volumetric ratio of the molecular hydrogen to the non-carbon-containing fluorine gas is at least 10:1;generating a first plasma from the first gas introduced into the plasma source; andexposing the work piece to a first plasma to remove a first portion of the high-dose implanted resist;and removing a second portion of the high-dose implanted resist by: introducing a second gas comprising molecular hydrogen, a weak oxidizing agent, a non-carbon-containing fluorine containing gas and essentially no protectant gas into a plasma source;generating a second plasma from the second gas introduced into the plasma source; andexposing the work piece to the second plasma to remove a second portion of the high-dose implanted resist wherein the first or section portion of the high-dose implanted resist includes crosslinked polymer chains.
CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of and claims priority to U.S. patent application Ser. No. 12/636,582, titled “ULTRA LOW SILICON LOSS HIGH DOSE IMPLANT STRIP”, filed Dec. 11, 2009, which is hereby incorporated by reference in its entirety and for all purposes.

US Referenced Citations (250)
Number Name Date Kind
4201579 Robinson et al. May 1980 A
4357203 Zelez Nov 1982 A
4699689 Bersin Oct 1987 A
4961820 Shinagawa et al. Oct 1990 A
5122225 Douglas Jun 1992 A
5158644 Cheung et al. Oct 1992 A
5292393 Maydan et al. Mar 1994 A
5354386 Cheung et al. Oct 1994 A
5593541 Wong et al. Jan 1997 A
5626678 Sahin et al. May 1997 A
5633073 Cheung et al. May 1997 A
5651860 Li Jul 1997 A
5660682 Zhao et al. Aug 1997 A
5707485 Rolfson et al. Jan 1998 A
5767021 Shinichi et al. Jun 1998 A
5773201 Fujimura et al. Jun 1998 A
5792269 Deacon et al. Aug 1998 A
5811358 Tseng Sep 1998 A
5814155 Solis et al. Sep 1998 A
5817406 Cheung et al. Oct 1998 A
5820685 Kurihara et al. Oct 1998 A
5830775 Maa et al. Nov 1998 A
5844195 Fairbairn et al. Dec 1998 A
5895272 Li Apr 1999 A
5900351 Lutsic et al. May 1999 A
5908672 Ryu et al. Jun 1999 A
5911834 Fairbairn et al. Jun 1999 A
5968324 Cheung et al. Oct 1999 A
5980770 Ramachandran et al. Nov 1999 A
6013574 Hause et al. Jan 2000 A
6030901 Hopper et al. Feb 2000 A
6039834 Tanaka et al. Mar 2000 A
6045618 Raoux et al. Apr 2000 A
6054379 Yau et al. Apr 2000 A
6072227 Yau et al. Jun 2000 A
6077764 Sugiarto et al. Jun 2000 A
6083852 Cheung et al. Jul 2000 A
6086952 Lang et al. Jul 2000 A
6098568 Raoux et al. Aug 2000 A
6107184 Mandal et al. Aug 2000 A
6121091 Wang Sep 2000 A
6125788 Hills et al. Oct 2000 A
6127262 Huang et al. Oct 2000 A
6129091 Lee et al. Oct 2000 A
6130166 Yeh Oct 2000 A
6156149 Cheung et al. Dec 2000 A
6162323 Koshimizu Dec 2000 A
6171945 Mandal et al. Jan 2001 B1
6177347 Liu et al. Jan 2001 B1
6184134 Chaudhary et al. Feb 2001 B1
6187072 Cheung et al. Feb 2001 B1
6193802 Pang et al. Feb 2001 B1
6194628 Pang et al. Feb 2001 B1
6203657 Collison et al. Mar 2001 B1
6204192 Zhao et al. Mar 2001 B1
6209484 Huang et al. Apr 2001 B1
6230652 Tanaka et al. May 2001 B1
6242350 Tao et al. Jun 2001 B1
6245690 Yau et al. Jun 2001 B1
6277733 Smith Aug 2001 B1
6281135 Han et al. Aug 2001 B1
6287990 Cheung et al. Sep 2001 B1
6303523 Cheung et al. Oct 2001 B2
6306564 Mullee Oct 2001 B1
6319842 Khosla et al. Nov 2001 B1
6324439 Cheung et al. Nov 2001 B1
6340435 Bjorkman et al. Jan 2002 B1
6342446 Smith et al. Jan 2002 B1
6348725 Cheung et al. Feb 2002 B2
6350701 Yamazaki Feb 2002 B1
6352936 Jehoul et al. Mar 2002 B1
6358573 Raoux et al. Mar 2002 B1
6361707 Tanaka et al. Mar 2002 B1
6365516 Frenkel et al. Apr 2002 B1
6395092 Sugiarto et al. May 2002 B1
6413583 Moghadam et al. Jul 2002 B1
6426304 Chien et al. Jul 2002 B1
6432830 Merry Aug 2002 B1
6448187 Yau et al. Sep 2002 B2
6465964 Taguchi et al. Oct 2002 B1
6511903 Yau et al. Jan 2003 B1
6511909 Yau et al. Jan 2003 B1
6517913 Cheung et al. Feb 2003 B1
6537422 Sakuma et al. Mar 2003 B2
6537929 Cheung et al. Mar 2003 B1
6541282 Cheung et al. Apr 2003 B1
6555472 Aminpur Apr 2003 B2
6562544 Cheung et al. May 2003 B1
6562690 Cheung et al. May 2003 B1
6569257 Nguyen et al. May 2003 B1
6593247 Huang et al. Jul 2003 B1
6596655 Cheung et al. Jul 2003 B1
6632735 Yau et al. Oct 2003 B2
6638875 Han et al. Oct 2003 B2
6656832 Pan et al. Dec 2003 B1
6660656 Cheung et al. Dec 2003 B2
6660663 Cheung et al. Dec 2003 B1
6663715 Yuda et al. Dec 2003 B1
6667244 Cox et al. Dec 2003 B1
6669858 Bjorkman et al. Dec 2003 B2
6680164 Nguyen et al. Jan 2004 B2
6680420 Pang et al. Jan 2004 B2
6689930 Pang et al. Feb 2004 B1
6693043 Li et al. Feb 2004 B1
6709715 Lang et al. Mar 2004 B1
6720132 Tsai et al. Apr 2004 B2
6730593 Yau et al. May 2004 B2
6734115 Cheung et al. May 2004 B2
6743737 Yau et al. Jun 2004 B2
6764940 Rozbicki et al. Jul 2004 B1
6770556 Yau et al. Aug 2004 B2
6777173 Chen et al. Aug 2004 B2
6787452 Sudijono et al. Sep 2004 B2
6797188 Shen Sep 2004 B1
6800571 Cheung et al. Oct 2004 B2
6806207 Huang et al. Oct 2004 B2
6837967 Berman et al. Jan 2005 B1
6848455 Shrinivasan et al. Feb 2005 B1
6858153 Bjorkman et al. Feb 2005 B2
6869896 Cheung et al. Mar 2005 B2
6900135 Somekh et al. May 2005 B2
6902682 Shang et al. Jun 2005 B2
6930061 Cheung et al. Aug 2005 B2
7023092 Yau et al. Apr 2006 B2
7070657 Cheung et al. Jul 2006 B1
7074298 Gondhalekar et al. Jul 2006 B2
7160821 Huang et al. Jan 2007 B2
7186648 Rozbicki et al. Mar 2007 B1
7202176 Goto et al. Apr 2007 B1
7205249 Cheung et al. Apr 2007 B2
7227244 Bjorkman et al. Jun 2007 B2
7256134 Kim Aug 2007 B2
7288484 Goto Oct 2007 B1
7297635 Toda et al. Nov 2007 B2
7344993 Balasubramaniam et al. Mar 2008 B2
7390755 Chen et al. Jun 2008 B1
7432209 Delgadino et al. Oct 2008 B2
7465680 Chen et al. Dec 2008 B2
7468326 Chen et al. Dec 2008 B2
7556712 Yi et al. Jul 2009 B2
7560377 Cheung et al. Jul 2009 B2
7569492 Chen et al. Aug 2009 B1
7585777 Goto et al. Sep 2009 B1
7595005 Balasubramaniam Sep 2009 B2
7597816 Chang et al. Oct 2009 B2
7601272 Nguyen et al. Oct 2009 B2
7628864 Moriya et al. Dec 2009 B2
7651949 Jo Jan 2010 B2
7740768 Goto et al. Jun 2010 B1
7799685 Savas et al. Sep 2010 B2
8034176 Tsukamoto et al. Oct 2011 B2
8058178 Goto et al. Nov 2011 B1
8058181 Chen et al. Nov 2011 B1
8097527 Yang Jan 2012 B2
8129281 Cheung et al. Mar 2012 B1
8173547 Winniczek et al. May 2012 B2
8193096 Goto et al. Jun 2012 B2
8435895 Chen et al. May 2013 B2
8444869 Goto et al. May 2013 B1
8591661 Cheung et al. Nov 2013 B2
8598037 Winniczek et al. Dec 2013 B2
8641862 Goto et al. Feb 2014 B2
8716143 Cheung et al. May 2014 B1
8721797 Cheung et al. May 2014 B2
20010014529 Chen et al. Aug 2001 A1
20010027023 Ishihara Oct 2001 A1
20020000202 Yuda et al. Jan 2002 A1
20020005392 Luo et al. Jan 2002 A1
20020039625 Powell et al. Apr 2002 A1
20020045331 Aminpur Apr 2002 A1
20020072016 Chen et al. Jun 2002 A1
20020078976 Nguyen Jun 2002 A1
20020081854 Morrow et al. Jun 2002 A1
20020090827 Yokoshima Jul 2002 A1
20020111041 Annapragada et al. Aug 2002 A1
20020132486 Williams et al. Sep 2002 A1
20020139775 Chang et al. Oct 2002 A1
20020151156 Hallock et al. Oct 2002 A1
20020153099 Wang et al. Oct 2002 A1
20020185151 Qingyuan et al. Dec 2002 A1
20020185226 Lea et al. Dec 2002 A1
20020187643 Gu et al. Dec 2002 A1
20020197870 Johnson Dec 2002 A1
20030036284 Chou et al. Feb 2003 A1
20030045115 Fang Mar 2003 A1
20030045131 Verbeke et al. Mar 2003 A1
20040084412 Waldfried et al. May 2004 A1
20040209469 Harada et al. Oct 2004 A1
20040237997 Rui et al. Dec 2004 A1
20040245091 Karim et al. Dec 2004 A1
20040248414 Tsai et al. Dec 2004 A1
20050022839 Savas et al. Feb 2005 A1
20050026430 Kim et al. Feb 2005 A1
20050079723 Niimi et al. Apr 2005 A1
20050106888 Chiu et al. May 2005 A1
20050158667 Nguyen et al. Jul 2005 A1
20050196967 Savas et al. Sep 2005 A1
20060046482 Verhaverbeke Mar 2006 A1
20060051881 Ditizio Mar 2006 A1
20060102197 Chiang et al. May 2006 A1
20060138399 Itano et al. Jun 2006 A1
20060141758 Naumann et al. Jun 2006 A1
20060154471 Minami Jul 2006 A1
20060163202 Shimizu Jul 2006 A1
20060182875 Ose et al. Aug 2006 A1
20060191478 Gondhalekar et al. Aug 2006 A1
20060201623 Yoo Sep 2006 A1
20060289384 Pavel et al. Dec 2006 A1
20070037396 Verhaverbeke Feb 2007 A1
20070040172 Kawakami et al. Feb 2007 A1
20070068900 Kim et al. Mar 2007 A1
20070144673 Yeom Jun 2007 A1
20070173066 Kokura et al. Jul 2007 A1
20070178698 Okita et al. Aug 2007 A1
20070224826 Delgadino et al. Sep 2007 A1
20070235137 Tsukamoto et al. Oct 2007 A1
20070281491 Kamp Dec 2007 A1
20080026589 Hubacek et al. Jan 2008 A1
20080044995 Kang et al. Feb 2008 A1
20080102646 Kawaguchi et al. May 2008 A1
20080160729 Krueger et al. Jul 2008 A1
20080248656 Chen et al. Oct 2008 A1
20080286697 Verhaverbeke et al. Nov 2008 A1
20090053901 Goto et al. Feb 2009 A1
20090056875 Goto et al. Mar 2009 A1
20090061623 Chang et al. Mar 2009 A1
20090117746 Masuda May 2009 A1
20090200268 Tappan et al. Aug 2009 A1
20090221148 Uda et al. Sep 2009 A1
20090277472 Rivkin et al. Nov 2009 A1
20090277871 Berry et al. Nov 2009 A1
20100015812 Nishikawa Jan 2010 A1
20100062591 Lin et al. Mar 2010 A1
20100130017 Luo May 2010 A1
20100216312 Yamamoto et al. Aug 2010 A1
20100308463 Yu et al. Dec 2010 A1
20110006034 Hilkene et al. Jan 2011 A1
20110031493 Yamazaki et al. Feb 2011 A1
20110139175 Cheung et al. Jun 2011 A1
20110139176 Cheung et al. Jun 2011 A1
20110143548 Cheung et al. Jun 2011 A1
20110223756 Schaeffer et al. Sep 2011 A1
20120211462 Zhang et al. Aug 2012 A1
20120211473 Goto et al. Aug 2012 A1
20130048014 Shaviv et al. Feb 2013 A1
20130157465 Chen et al. Jun 2013 A1
20140080309 Park et al. Mar 2014 A1
20140120733 Cheung et al. May 2014 A1
20140182619 Goto et al. Jul 2014 A1
20150357202 Thedjoisworo et al. Dec 2015 A1
Foreign Referenced Citations (38)
Number Date Country
1402316 Mar 2003 CN
1720349 Jan 2006 CN
1815697 Aug 2006 CN
1868043 Nov 2006 CN
101015042 Aug 2007 CN
101057314 Oct 2007 CN
101131928 Feb 2008 CN
0 304 068 Feb 1989 EP
1 077 476 Feb 2001 EP
1 081 754 Jul 2001 EP
1 956 638 Aug 2008 EP
2300303 Oct 1996 GB
H05-275326 Oct 1993 JP
H06-208972 Jul 1994 JP
H08-293487 Nov 1996 JP
H09-36099 Feb 1997 JP
H11-087307 Mar 1999 JP
2001-308078 Nov 2001 JP
2003-100718 Apr 2003 JP
2003-264170 Sep 2003 JP
2005-268312 Sep 2005 JP
2006-073612 Mar 2006 JP
2006-351594 Dec 2006 JP
2007-019367 Jan 2007 JP
2007-053344 Mar 2007 JP
2007-109744 Apr 2007 JP
2007-266610 Oct 2007 JP
2008-218997 Sep 2008 JP
10-2004-0103073 Dec 2004 KR
387097 Apr 2000 TW
200535277 Nov 2005 TW
WO 2004051702 Jun 2004 WO
WO 2005017983 Feb 2005 WO
WO 2006028858 Mar 2006 WO
WO 2011071980 Jun 2011 WO
WO 2011072042 Jun 2011 WO
WO 2011072061 Jun 2011 WO
WO 2012018375 Feb 2012 WO
Non-Patent Literature Citations (137)
Entry
U.S. Appl. No. 13/274,638, filed Oct. 17, 2011, entitled “Photoresist Strip Method for Low-K Dielectrics.”.
US Office Action, dated Oct. 14, 2015, issued in U.S. Appl. No. 14/301,155.
US Office Action, dated Jul. 27, 2005, issued in U.S. Appl. No. 10/890,653.
US Final Office Action, dated Jan. 10, 2006, issued in U.S. Appl. No. 10/890,653.
US Office Action, dated Jun. 26, 2006, issued in U.S. Appl. No. 10/890,653.
US Office Action, dated Oct. 11, 2006, issued in U.S. Appl. No. 10/890,653.
US Office Action, dated Apr. 5, 2007, issued in U.S. Appl. No. 10/890,653.
US Notice of Allowance, dated Jun. 15, 2007, issued in U.S. Appl. No. 10/890,653.
US Supplemental Notice of Allowance, dated Jul. 23, 2007, issued in U.S. Appl. No. 10/890,653.
US Office Action, dated Oct. 6, 2008, issued in U.S. Appl. No. 11/859,727.
US Notice of Allowance, dated May 1, 2009, issued in U.S. Appl. No. 11/859,727.
US Office Action, dated Nov. 5, 2010, issued in U.S. Appl. No. 12/533,461.
US Final Office Action, dated May 26, 2011, issued in U.S. Appl. No. 12/533,461.
US Notice of Allowance, dated Aug. 12, 2011, issued in U.S. Appl. No. 12/533,461.
US Office Action dated Feb. 15, 2013, U.S. Appl. No. 13/274,638.
US Notice of Allowance, dated Nov. 28, 2006, issued in U.S. Appl. No. 11/011,273.
US Office Action, dated Dec. 23, 2008, issued in U.S. Appl. No. 11/712,253.
US Office Action, dated Jul. 17, 2009, issued in U.S. Appl. No. 11/712,253.
US Final Office Action, dated Jan. 29, 2010, issued in U.S. Appl. No. 11/712,253.
US Office Action, dated Mar. 1, 2011, issued in U.S. Appl. No. 11/712,253.
US Office Action, dated Nov. 2, 2011, issued in U.S. Appl. No. 12/251,305.
US Notice of Allowance, dated Feb. 17, 2012, issued in U.S. Appl. No. 12/251,305.
US Office Action, dated Apr. 26, 2013, issued in U.S. Appl. No. 13/462,660.
US Notice of Allowance, dated Sep. 30, 2013, issued in U.S. Appl. No. 13/462,660.
US Notice of Allowance, dated Dec. 31, 2013, issued in U.S. Appl. No. 13/462,660.
US Office Action, dated Jul. 11, 2003, issued in U.S. Appl. No. 10/137,096.
US Final Office Action, dated Jul. 27, 2007, issued in U.S. Appl. No. 10/137,096.
US Notice of Allowance, dated Jan. 15, 2008, issued in U.S. Appl. No. 10/137,096.
US Office Action, dated Aug. 25, 2008, issued in U.S. Appl. No. 12/111,095.
US Notice of Allowance, dated Apr. 3, 2009, issued in U.S. Appl. No. 12/111,095.
US Office Action, dated Dec. 8, 2010, issued in U.S. Appl. No. 12/502,130.
US Notice of Allowance, dated Aug. 12, 2011, issued in U.S. Appl. No. 12/502,130.
US Office Action, dated Sep. 6, 2012, issued in U.S. Appl. No. 12/636,582.
US Final Office Action, dated May 13, 2013, issued in U.S. Appl. No. 12/636,582.
US Advisory Action Before the Filing of an Appeal Brief, dated Sep. 20, 2013, issued in U.S. Appl. No. 12/636,582.
US Office Action, dated Dec. 4, 2013, issued in U.S. Appl. No. 12/636,582.
US Office Action, dated Aug. 13, 2014, issued in Application No. 12/636,582.
US Final Office Action, dated Feb. 26, 2015, issued in U.S. Appl. No. 12/636,582.
US Office Action, dated Mar. 30, 2012, issued in U.S. Appl. No. 12/636,601.
US Final Office Action, dated Sep. 5, 2012, issued in U.S. Appl. No. 12/636,601.
US Office Action, dated Feb. 12, 2013, issued in U.S. Appl. No. 12/636,601.
US Notice of Allowance, dated Jul. 23, 2013, issued in U.S. Appl. No. 12/636,601.
US Supplemental Notice of Allowability, dated Nov. 5, 2013, issued in U.S. Appl. No. 12/636,601.
US Office Action, dated Apr. 10, 2014, issued in U.S. Appl. No. 14/066,587.
US Final Office Action, dated Oct. 9, 2014, issued in U.S. Appl. No. 14/066,587.
US Office Action, dated Mar. 18, 2015, issued in U.S. Appl. No. 14/066,587.
US Final Office Action, dated Jul. 10, 2015, issued in U.S. Appl. No. 14/066,587.
US Office Action, dated Jul. 27, 2012, issued in U.S. Appl. No. 12/963,503.
US Final Office Action, dated Jan. 22, 2013, issued in U.S. Appl. No. 12/963,503.
US Office Action, dated Aug. 23, 2013, issued in U.S. Appl. No. 12/963,503.
US Notice of Allowance, dated Feb. 12, 2014, issued in U.S. Appl. No. 12/963,503.
US Notice of Allowance, dated Feb. 17, 2010, issued in U.S. Appl. No. 11/548,801.
US Office Action, dated Nov. 10, 2011, U.S. Appl. No. 12/786,230.
US Final Office Action, dated Apr. 26, 2012, issued in U.S. Appl. No. 12/786,230.
US Notice of Allowance dated Jan. 24, 2013, issued in U.S. Appl. No. 12/786,230.
US Office Action, dated Sep. 13, 2006, issued in U.S. Appl. No. 11/128,930.
US Final Office Action, dated Mar. 8, 2007, issued in U.S. Appl. No. 11/128,930.
US Office Action, dated Mar. 19, 2007, issued in U.S. Appl. No. 11/128,930.
US Office Action, dated Jun. 29, 2007, issued in U.S. Appl. No. 11/128,930.
US Office Action, Dec. 10, 2007, issued in U.S. Appl. No. 11/128,930 dated.
US Final Office Action, dated Jul. 21, 2008, issued in U.S. Appl. No. 11/128,930.
US Office Action, dated Mar. 20, 2009, issued in U.S. Appl. No. 11/128,930.
US Office Action, dated Sep. 17, 2009, issued in U.S. Appl. No. 11/128,930.
US Office Action, dated Feb. 26, 2010, issued in U.S. Appl. No. 11/128,930.
US Final Office Action, dated Sep. 9, 2010, issued in U.S. Appl. No. 11/128,930.
US Office Action, dated May 10, 2011, issued in U.S. Appl. No. 11/128,930.
US Notice of Allowance, dated Oct. 28, 2011, issued in U.S. Appl. No. 11/128,930.
US Office Action dated Feb. 22, 2013, issued in U.S. Appl. No. 13/370,689.
US Final Office Action dated Aug. 20, 2013, issued in U.S. Appl. No. 13/370,689.
US Notice of Allowance dated Jan. 17, 2014, issued in U.S. Appl. No. 13/370,689.
US Office Action dated Oct. 9, 2014, issued in U.S. Appl. No. 13/590,083.
US Final Office Action dated Apr. 27, 2015, issued in U.S. Appl. No. 13/590,083.
US Office Action dated Sep. 4, 2015, issued in U.S. Appl. No. 13/590,083.
US Office Action, dated Dec. 15, 2009, issued in U.S. Appl. No. 11/696,633.
US Office Action, dated May 26, 2010, issued in U.S. Appl. No. 11/696,633.
US Final Office Action, dated Sep. 20, 2010, issued in U.S. Appl. No. 11/696,633.
US Office Action, dated Jun. 6, 2011, issued in U.S. Appl. No. 11/696,633.
US Final Office Action, dated Sep. 28, 2011, issued in U.S. Appl. No. 11/696,633.
US Office Action, dated Jan. 27, 2012, issued in U.S. Appl. No. 11/696,633.
US Final Office Action, dated May 15, 2012, issued in U.S. Appl. No. 11/696,633.
US Notice of Allowance, dated Oct. 29, 2012, issued in U.S. Appl. No. 11/696,633.
US Office Action, dated Jul. 19, 2013, issued in U.S. Appl. No. 13/759,958.
US Final Office Action, dated Nov. 12, 2013, issued in U.S. Appl. No. 13/759,958.
US Notice of Allowance, dated Apr. 28, 2014, issued in U.S. Appl. No. 13/759,958.
US Notice of Allowance, dated Sep. 22, 2014, issued in U.S. Appl. No. 13/759,958.
Chinese Office Action dated Jul. 20, 2012, issued in Application No. 200810187894.4.
Chinese Office Action dated Jun. 19, 2013, issued in Application No. 200810187894.4.
Japanese Office Action dated Sep. 25, 2012, issued in Application No. 2009-018046.
Japanese Description of details of Reasons for Rejection dated Oct. 9, 2012, issued in Application No. 2009-018046.
Japanese Summary of Reasons for Rejection dated Sep. 3, 2013, issued in Application No. 2009-018046.
Korean Office Action dated Feb. 25, 2015, issued in Application No. 2008-0116792.
Korean Office Action [Final Rejection] dated Sep. 8, 2015, issued in Application No. 2008-0116792.
Taiwan Search Report dated Feb. 17, 2014 issued in TW 097146496.
Taiwan Office Action dated Jun. 19, 2014 issued in TW 097146496.
PCT International Search Report and Written Opinion, dated Jun. 27, 2011, issued in Application No. PCT/US2010/059388.
PCT International Preliminary Report on Patentability and Written Opinion, dated Jun. 21, 2012, issued in Application No. PCT/US2010/059388.
Chinese First Office Action dated Sep. 24, 2014 issued in CN Application No. 201080056124.1.
Chinese Second Office Action dated Jun. 3, 2015 issued in CN Application No. 201080056124.1.
Chinese Third Office Action dated Dec. 10, 2015 issued in CN Application No. 201080056124.1.
Japanese Office Action dated Nov. 11, 2014 issued in JP 2012-543229.
Japanese Office Action (Notice of Reasons for Rejection) dated Sep. 1, 2015 issued in JP 2012-543229.
Singapore Written Opinion and Search Report, dated Feb. 2, 2012, issued in Application No. 201104086-2.
Singapore Second Written Opinion, dated Aug. 17, 2012, issued in Application No. 201104086-2.
Taiwan Office Action and Search Report, dated Nov. 20, 2015, issued in TW 099143367.
PCT International Search Report and Written Opinion, dated Jul. 14, 2011, issued in Application No. PCT/US2010/059517.
PCT International Preliminary Report on Patentability and Written Opinion, dated Jun. 21, 2012, issued in Application No. PCT/US2010/059517.
Chinese First Office Action and Search Report dated Aug. 5, 2014 issued in CN 201080056102.5.
Chinese Second Office Action and Search Report dated Feb. 13, 2015 issued in CN 201080056102.5.
Chinese Third Office Action dated Sep. 28, 2015 issued in CN 201080056102.5.
Japanese Office Action dated Nov. 11, 2014 issued in JP 2012-543254.
Japanese Office Action [Decision of Rejection] dated Sep. 8, 2015 issued in JP 2012-543254.
Singapore Written Opinion, dated Jul. 15, 2013, issued in Application No. 201204092-9.
Singapore Examination Report, dated Mar. 21, 2014, issued in Application No. 201204092-9.
Taiwan Office Action dated Mar. 23, 2015, issued in Application No. 099143368.
Taiwan Office Action [Decision] dated Jul. 14, 2015, issued in Application No. 099143368.
PCT International Search Report and Written Opinion, dated Jul. 13, 2011, issued in Application No. PCT/US2010/059547.
PCT International Preliminary Report on Patentability and Written Opinion, dated Jun. 21, 2012, issued in Application No. PCT/US2010/059547.
Chinese First Office Action and Search Report dated Sep. 1, 2014 issued in CN 201080055428.6.
Chinese Second Office Action dated Jun. 23, 2015 issued in CN 201080055428.6.
Japanese Office Action dated Oct. 28, 2014 issued in JP 2012-543261.
Singapore Written Opinion dated Aug. 1, 2013 issued in Application No. 201203361-9.
Singapore Second Written Opinion dated Apr. 5, 2014 issued in Application No. 201203361-9.
Singapore Final Examination Report dated Nov. 3, 2014 issued in Application No. 201203361-9.
Taiwan Office Action dated Jun. 16, 2015 issued in Application No. 099143366.
European Partial Search Report dated Apr. 17, 2013 issued in Application No. 12 18 1659.
European Partial Search Report dated Aug. 19, 2013 issued in Application No. 12 18 1659.
Singapore Search Report and Written Opinion dated Dec. 13, 2013 issued in SG 201206236-0.
Singapore Search and Examination Report dated Jul. 7, 2014, issued in SG 201206236-0.
Abe et al. (Aug. 2003) “Novel photoresist stripping technology using ozone/vaporized water mixture,” IEEE Trans. Semicon. Manufact., 16(3):401-408.
Chung Woody K., (1990) “Downstream Plasma Removal of Mobile Ion Impurity From SIO2,” Published Proceedings of the 8th International Plasma Processing SymposiuM, Fall, 7 pages.
Chung, Woody K., (1989) “Low Damage, Downstream RF Plasma Ashing of High Energy, Heavily Doped Implanted Resists,” Semicon Korea, Branson International Plasma Corporation, Hayward, California 94544 U.S.A., 11pp.
De Gendt et al. (1999) “A Novel Resist and Post-Etch Residue Removal Process Using Ozonated Chemistry,” Solid State Phenomena vols. 65-66:165-168.
Ghandhi, Sorab K., (1983) “VLSI Fabrication Principles,” by John Wiley & Sons, Inc., pp. 517-520.
Kalnitsky A. and Chung W. K, “Characterization and Optimization of a Single Wafer Downstream Plasma Stripper,” Journal of the Electrochemical Society, 135(9):2338-2341.
Kikuchi et al. (Apr. 1994) “Native Oxide Removal on Si Surfaces by NF3-Added Hydrogen and Water Vapor Plasma Downstream Treatment,” Jpn J. Appl. Phys. 33:2207-2211, Part 1, No. 4B.
Noda et al. (2003) “Development of a Photoresist Removal Method Using Ozone Gas with Water Vapor for LCD Manufacturing,” J. Electrochem. Soc. 150(9):G537-G542.
Wolf S. and Tauber R.N., (1986) (Silicon Processing for the VLSI Era, vol. 1—Process Technology, Lattice Press), pp. 539-543.
Related Publications (1)
Number Date Country
20150332933 A1 Nov 2015 US
Continuations (1)
Number Date Country
Parent 12636582 Dec 2009 US
Child 14721977 US