Claims
- 1. A method of forming MOSFET with buried contacts and air-gap gate structure, said method comprising the steps of:providing a silicon substrate having trench isolations, thereby, defining an active region thereon; forming a gate region on said active region, said gate region being formed sequentially by patterning a pad oxide layer and a nitride layer on said silicon substrate forming a polysilicon layer on said gate region and elsewhere of said silicon substrate; forming a first dielectric layer on said polysilicon layer; etching back said first dielectric layer using said nitride layer of said gate region as an etch stopping layer; removing said nitride layer of said gate region thereby, forming a gate hollow region; forming nitride spacers on sidewaslls of said gate hollow region; removing said pad oxide layer in said gate hollow region; forming a gate dielectric layer on said gate hollow region; depositing a silicon layer on all areas and refilled in said gate hollow region; performing a planarization process using said first dielectric layer as an etch-stopping layer; removing said first dielectric layer using said polysilicon layer as an etch-stopping layer; performing a first ion implantation into all areas by conductive impurities to form first doped region in said polysilicon layer and said silicon layer; removing said nitride spacers to form dual recessed spaces; performing a second ion implantation into all areas by said conductive impurities in said first doped region and in a second doped region which is in bottom of said dual recessed spaces; forming a second dielectric layer on all areas and sealing said dual recessed spaces to form air gaps in said dual recessed spaces; and annealing said silicon substrate so as to form source/drain junctions by driving said conductive impurities of said first doped region into said silicon substrate, and form extended source/drain junctions by driving said conductive impurities of said second doped region into said silicon substrate, said remnant polysilicon layer serving as said buried contact.
- 2. The method of claim 1, wherein said nitride layer is deposited by LPCVD to a thickness of about 100-300 nm.
- 3. The method of claim 1, wherein said first dielectric is an oxide layer.
- 4. The method of claim 1, wherein said gate dielectric layer is a nitride-rich oxide with a thickness of about 2-20 nm, and said nitrogen rich oxide is formed in an ambient selected from a ratio range consisting of O2:N2=1:99 to O2:N2=2:98.
- 5. The method of claim 1, wherein said silicon layer is an amorphous silicon and is formed by a PECVD method at a temperature of about 400-560° C.
- 6. The method of claim 1, wherein said first ion implantation is implanted by using an energy and a dosage of about 0.5-150 keV and of about 1015 to 5×1016/cm2, respectively.
- 7. The method of claim 1, wherein said second ion implantation is implanted by using an energy and a dosage of about 0.5-50 keV and of about 5×1013 to 2×1015/cm2, respectively.
- 8. The method of claim 1, wherein said steps of forming nitride spacers comprises the steps of:forming a thin nitride layer on all areas; and performing an anisotropic etching so as to form said nitride spacers.
- 9. The method of claim 8, wherein said nitride spacers is about 10-100 nm in thickness.
- 10. The method of claim 1, wherein said second dielectric layer is an oxide layer deposited by a method selected from the group consisting of LPCVD, TEOS LPCVD and PECVD to a thickness about 100-500 nm.
- 11. The method of claim 1, wherein said steps of annealing said silicon substrate is performed at a temperature of about 800-1100° C. for 0.1-100 min.
- 12. A method of forming MOSFET with buried contacts and air-gap gate structure, said method comprising the steps of:providing a silicon substrate having trench isolations, thereby, defining an active region thereon; forming a pad oxide layer on said active region and said trench isolations; forming a nitride layer on said pad oxide layer; forming a gate region on said active region by patterning said nitride layer and said pad oxide layer through a photoresist pattern and an anisotropic etching technique; forming a polysilicon layer on said gate region and elsewhere of said silicon substrate; forming a first oxide layer on said polysilicon layer; etching back said first oxide layer using said nitride layer of said gate region as an etch stopping layer; removing said nitride layer of said gate region thereby, forming a gate hollow region; forming nitride spacers on sidewaslls of said gate hollow region; removing said pad oxide layer of said gate hollow region; forming a gate dielectric layer on said gate hollow region; depositing a silicon layer on all areas and refilled in said gate hollow region; performing a planarization process using said first oxide layer as an etch-stopping layer; removing said first oxide layer using said polysilicon layer as an etch-stopping layer; performing a first ion implantation into all areas by conductive impurities so that said polysilicon layer and said silicon layer contain said conductive impurities; removing said nitride spacers to form recessed spaces; performing a second ion implantation into all areas by said conductive impurities so that said polysilicon layer, said silicon layer, and said gate dielectric in said recessed space contain said conductive impurities; forming a second oxide layer on all areas and sealing said recessed space to form air gaps in said recessed space; and annealing said silicon substrate so as to form source/drain junctions and said extended source/drain junctions by driving said conductive impurities into said silicon substrate, said remnant polysilicon layer serving as said buried contact.
- 13. The method of claim 12, wherein said gate dielectric layer is a nitride-rich oxide with a thickness of about 2-20 nm, and said nitrogen rich oxide is formed in an ambient selected from a ratio range consisting of O2:N2 =1:99 to O2:N2 =2:98.
- 14. The method of claim 12, wherein said silicon layer is an amorphous silicon and is formed by a PECVD method at a temperature of about 400-560° C.
- 15. The method of claim 12, wherein said first ion implantation is implanted by using an energy and a dosage of about 0.5-150 keV and of about 1015 to 5×1016/cm2/cm2, respectively.
- 16. The method of claim 12, wherein said second ion implantation is implanted by using an energy and a dosage of about 0.5-50 keV and of about 5×1013 to 2×1015/cm2, respectively.
- 17. The method of claim 12, wherein said steps of forming said nitride spacers comprising the steps of:forming a thin nitride layer on all areas; and performing an anisotropic etching so as to form said nitride spacers.
- 18. The method of claim 17, wherein said nitride spacers is about 10-100 nm in thickness.
- 19. The method of claim 12, wherein said second oxide layer is deposited by a method selected from the group consisting of LPCVD, TEOS LPCVD and PECVD to a thickness about 100-500 nm.
- 20. The method of claim 12, wherein said steps of annealing said silicon substrate is performed at a temperature of about 800-1100° C. for 0.1-100 min.
CROSS-REFERENCE TO RELATED APPLICATIONS
The invention is a continuation-in-part of the application filed on May 22, 1998, with an application Ser. No. 09/083,610 now abandoned, assigned to same assignee but under different title, as shown above.
US Referenced Citations (7)
Continuation in Parts (1)
|
Number |
Date |
Country |
Parent |
09/083610 |
May 1998 |
US |
Child |
09/325811 |
|
US |