Claims
- 1. A method of treating a semiconductor wafer in a chamber comprising, introducing into the chamber a silicon-containing gas or vapour and hydrogen peroxide in vapour form, reacting the silicon-containing gas or vapour with the hydrogen peroxide to form a short chain, inorganic fluid polymer on the wafer which forms a generally planar layer.
- 2. A method as claimed in claim 1, wherein the silicon-containing gas or vapour is SiH4.
- 3. A method as claimed in claim 1, further comprising forming an under layer on the wafer prior to formation of the polymer.
- 4. A method as claimed in claim 3, wherein the under layer is silicon dioxide.
- 5. A method as claimed in claim 3, wherein the under layer is between 1000 and 3000 Å thick.
- 6. A method as claimed in claim 4, wherein the under layer is between 1000 and 3000 Å thick.
- 7. A method as claimed in claim 1, further comprising treating the polymer in a reactive oxygen gas to enhance chain lengthening and cross-linking within the polymer.
- 8. A method as claimed in claim 1, further comprising exposing the polymer to at least one of UV light, x-rays and ion bombardment to catalyze chain linking within the polymer.
- 9. A method as claimed in claim 1, further comprising forming a capping layer on the polymer.
- 10. A method as claimed in claim 1, wherein the capping layer is silicon dioxide.
- 11. A method as claimed in claim 9, further comprising heating the polymer after formation of the capping layer.
- 12. A method as claimed in claim 10, further comprising heating the polymer after formation of the capping layer.
- 13. A method as claimed in claim 1, wherein the silicon containing gas or vapour and the hydrogen peroxide react spontaneously within the chamber.
- 14. A method as claimed in claim 13, wherein the silicon-containing gas or vapour is SiH4.
Priority Claims (3)
Number |
Date |
Country |
Kind |
9214243 |
Jul 1992 |
GB |
|
9221519 |
Oct 1992 |
GB |
|
9221520 |
Oct 1992 |
GB |
|
CROSS-REFERENCE TO RELATED APPLICATIONS
This is a divisional of application Ser. No. 08/362,429, filed Dec. 28, 1994, now U.S. Pat. No. 5,874,367, the entire subject matter of which is incorporated by reference herein for all purposes, which in turn is a national stage application under 35 U.S.C. §371 of International Application No. PCT/GB93/01368, filed Jun. 30, 1993.
US Referenced Citations (14)
Foreign Referenced Citations (13)
Number |
Date |
Country |
0382932 A2 |
Aug 1989 |
EP |
0353818 |
Feb 1990 |
EP |
0 519 079 A1 |
Dec 1992 |
EP |
0568235 A1 |
Nov 1993 |
EP |
0726 599 A2 |
Aug 1996 |
EP |
0743675 A1 |
Nov 1996 |
EP |
2125423 A |
Mar 1984 |
GB |
59-57437 |
Apr 1984 |
JP |
61-250032 |
Nov 1986 |
JP |
63-110642 |
May 1988 |
JP |
2-278850 |
Nov 1990 |
JP |
332092 |
Apr 1972 |
RU |
WO 9401885 |
Jan 1994 |
WO |
Non-Patent Literature Citations (4)
Entry |
Wolf “silicon processing for the vlsi era” vol. 1 pp. 182-183, 1989.* |
Wolf “silicon processing for the vlsi era” vol. 1 pp. 182-183, 1986.* |
Wolf, “silicon processing for the VLSI Era” vol. 1, pp. 182-183, 1986.* |
“Novel Self-planarizing CVD Oxide for Interlayer Dielectric Applications”, M. Matsuura et al., IEEE Technical Digest: International Electron Devices Meeting, Dec. 11-14, 1994, San Fransisco, CA. IEDM 94-117. |