Method of treating an insulting layer

Information

  • Patent Grant
  • 6824699
  • Patent Number
    6,824,699
  • Date Filed
    Friday, May 16, 2003
    21 years ago
  • Date Issued
    Tuesday, November 30, 2004
    19 years ago
Abstract
This invention relates to a method of heating an insulating layer, such as is found in semiconductor devices, in which a formation has been etched through a layer of resist comprising reactive etching the resist, inhibiting absorption of or removing water vapour and/or oxygen at the exposed surfaces of the etched formation and filling the formation with conductive metal in the absence of said water vapour and/or oxygen.
Description




This invention relates to a method of treating an insulating layer such as found in semiconductor devices.




As the designers of semiconductor architecture push the devices within the semiconductors closer and closer together, the permittivity of the insulating layers which are formed between the connecting metal tracks, becomes more significant. The trend is therefore to produce insulating materials with lower and lower dielectric constants (k). One approach to forming such materials is to introduce carbon into the insulating material and such a method is described in our co-pending International Patent Application PCT/GB97/02240, the disclosure of which is incorporated herein by reference.




In order to form the metal tracks separated by the insulating layer or to connect those tracks to other tracks or devices formed in the semiconductor material on which the insulating layers are deposited, it is necessary to etch into or through the insulating layer and subsequently fill those recesses with electrically conducting metal. Such recesses are generally formed by coating the upper surface of the insulating layer with a photo-resist, removing certain parts of the resist using photo-lithographic techniques, etching through the exposed openings in the resist to form the recesses and then removing the layer of resist by reactively etching the resist using oxygen.




However, it has been found that where the insulating layer contains carbon, the dielectric constant increases as a result of the reactive oxygen etching, the side walls of the formation are etched creating barrelling and there are subsequent problems with filling the recesses with metal.




From one aspect the invention consists in a method of treating an insulating layer in which a formation has been etched through a layer of resist comprising reactive etching the resist (for example with a plasma process), inhibiting the absorption or removing water vapour and/or oxygen at the exposed surfaces of the etch formation and filling the formation with conductive metal in the absence of said water vapour and/or oxygen.




The inhibiting step may include supplying hydrogen with or to an etchant gas, e.g. oxygen and/or it may comprise supplying nitrogen with or to the etchant gas. Preferably the step of inhibiting includes supplying a gas which is the source of reactive hydrogen and/or nitrogen with or to the etchant gas. In one embodiment the gas may be NH


3


. Where the etchant gas is oxygen, the ratio of oxygen to the gas may be approximately 3:1 and similar ratio's may be appropriate with other etchant gases.




In an alternative arrangement the inhibiting step may be performed by maintaining the substrate under vacuum until the metallisation step is completed or there may be a removal step including heating the insulating layer prior to metallisation to outgas the insulating material.




Preferably the insulating layer has a dielectric constant of less than 4 and/or includes carbon. More particularly the dielectric constant is below 3.5 and most preferably below 3.0.




The carbon concentration in the dielectric film is most preferably more than 10%.




Although the invention has been defined above it is to be understood it includes any inventive combination of the steps set out above or in the following description.











The invention may be performed in various ways and specific examples will now be described, by way example, with reference to the accompanying drawings, in which:





FIG. 1

is a vertical section or view through apparatus for performing the method;





FIG. 2

is a view of an insulating layer with a number of vias filled using prior art techniques;





FIG. 3

is an enlargement of the vias of

FIG. 3

;





FIG. 4

is a view of vias filled utilising the steps of the present invention; and





FIG. 5

is an enlargement of a single via.











Referring to

FIG. 1

a vacuum chamber


10


includes a wafer support


11


for supporting a wafer opposite a plasma source


12


through which reactive gas can be streamed via gas inlet


13


. A heating lamp


14


is provided for heating the wafer


16


and the chamber can be evacuated via a high vacuum valve


15


. A plasma is generated remotely from the wafer in the plasma tube by means of an RF coil


17


.




To etch the dielectric layer, a wafer


16


is placed upon the support


11


and, in the prior art arrangement, oxygen is streamed into the chamber through the plasma tube


12


and reactively etches the photo-resist on the wafer


16


, as has previously been described.




The following experiment was performed:




In order to remove photo-resist and strip back anti-reflective coating materials the above described process was run initially using oxygen only and then using a gas mixture including NH


3


.




The following conditions applied:




Oxygen Only Process (Conventional Resist Strip) 150 mm wafer using 1 kw lamp



















Step 1




Step 2




























Gas Flow:




496 sccm O


2






496 sccm O


2









Pressure:




750 mT




750 mT







Plasma power:




500 W ICP




500 W ICP







Lamp heater:




80% lamp power




45% lamp power







Process time:




60 sec's




120 sec's















Ammonia Containing Process (Embodiment of the Invention) 150 mm wafer using 1 kw lamp



















Step 1




Step 2




























Gas Flows:




496 sccm O


2






496 sccm O


2










 50 sccm N


2






 50 sccm N


2










150 sccm NH


3






150 sccm NH


3









Pressure:




750 mT




750 mT







Plasma power:




500 W ICP




500 W ICP







Lamp heater:




80%




45%







Process time:




40 sec's




90 sec's















[ICP: Inductively Coupled Plasma]




Actual temperatures of the substrate was not measured but estimated at ˜250° C.




Subsequently to metallise the via holes with barrier/contact layers and aluminium the following process was run:















Preheat: 1.5 kW, 5 mins

























Barrier deposition:




Ti/TiN




300 A/700 A deposited








at 200° C.






Aluminium alloy deposition:




Al/0.5% CU




1 micron deposited








at 450° C.






Forcefill ®:




440° C., 1 min




1200 bar inlet








pressure








720 bar chamber








pressure














(Forcefill is the Trade Mark for a metallisation process described in our European Application Patent No. 92304633.8 and U.S. Pat. No. 5,527,861, which are incorporated by reference).




Using the above metallisation process 100% of via holes were filled with the ammonia resist strip process and 70% of via holes were filled with the oxygen only resist strip process. It is also known that a commercial tungsten plug preceded by barrier/contact layers also suffered from unreliable via hole filling when the dielectric contained carbon and a conventional resist strip process was carried out without the further processing according to this invention.





FIGS. 2 and 3

and


4


and


5


are SEM's of the oxygen only and the gas mixture processes respectively. In these SEM's the bright areas represent voids and it will be seen that the conventional metallisation process is rather unsuccessful. In contrast the gas mixture approach provides good metallisation.




It is not fully understood why the standard oxygen plasma resist strip process creates metallisation problems nor why the introduction of ammonia resolves them. However it is a problem widely known by those attempting to integrate low k dielectric materials, particularly within C>10% containing dielectrics. It is possible that carbon is removed during the oxygen reactive etching leaving the exposed surface of the formation vulnerable to attack and contamination e.g. by water vapour being absorbed during subsequent atmospheric exposure. Such exposure generally takes place, because photo-resist removing stations and metallisation stations are manufactured as independent units. However, if this analysis is correct, it is conceivable that the benefits seen above could also be obtained either by significant heating, for example under vacuum, to outgas the insulating layer prior to metallisation or by maintaining the wafer in vacuum between the resist stripping process and the completion of the metallisation process. The pre-heating option is not commercially desirable both for thermal budget reasons and because it will slow throughput.




It is hypothesed that the introduction of ammonia into the oxygen may overcome the problems of the oxygen only process because the hydrogen from the ammonia replaces the carbon removed by the oxygen by attaching to the dangling silicon bonds. This substitution of the hydrogen for the removed carbon thus stabilises the dielectric structure and guards against subsequent water vapour and absorption. Additionally or alternatively the nitrogen may replace the carbon or there may be an as yet unidentified interaction of the hydrogen and nitrogen in a carbon replacement process.




Additionally or alternatively the presence of hydrogen and/or nitrogen may inhibit the actual replacement of carbon by oxygen.




It is possible that the nitrogen/hydrogen treatment step may be carried out separately prior to the metallisation step, although once again this is probably a less attractive solution for reasons of throughput.



Claims
  • 1. A method of treating an insulating layer containing carbon in which a formation has been etched though a layer of resist, said method comprising:removing the resist by reactive etching the resist by supplying a reactive etchant gas to a chamber containing the insulating layer; and inhibiting, during said removing the resist by reactive etching, a depletion of carbon at exposed surfaces of the etched formation of the insulating layer by supplying at least one of hydrogen and nitrogen in the chamber with the reactive etchant gas; wherein insulating layer includes more than 10% carbon.
  • 2. A method as claimed in claim 1, wherein the at least one of hydrogen and nitrogen is supplied in the form of NH3.
  • 3. A method as claimed in claim 1, further comprising filling the etched formation with conductive metal after inhibiting the depletion of carbon at the exposed surfaces of the etched formation.
  • 4. A method as claimed in claim 3, further comprising heating the insulating layer prior to filling the etched formation with the conductive material.
  • 5. A method as claimed in claim 3, further comprising maintaining the insulating layer under vacuum until the etched formation is filled with the conductive material.
  • 6. A method as claimed in claim 1, wherein the at least one of hydrogen and nitrogen is supplied separately from the reactive etchant gas.
  • 7. A method as claimed in claim 1, wherein said inhibiting includes supplying a gas which is a source of at least one of a reactive hydrogen and a reactive nitrogen with the reactive etchant gas.
  • 8. A method as claimed in claim 7, wherein the reactive etchant gas includes oxygen, and wherein a ratio of oxygen to the gas is approximately 3:1.
  • 9. A method as claimed in claim 7, wherein the insulating layer has a dielectric constant of less than 4.
Priority Claims (1)
Number Date Country Kind
9904427 Feb 1999 GB
CROSS-REFERENCE TO RELATED APPLICATIONS

This is a divisional of application Ser. No. 09/554,290, filed May 11, 2000 now U.S. Pat. No. 6,592,770, which is incorporated herein by reference in its entirety, and which is a U.S. national stage application of International Application No. PCT/GB00/00651, filed Feb. 24, 2000.

US Referenced Citations (13)
Number Name Date Kind
4866009 Matsuda Sep 1989 A
5254213 Tamaki Oct 1993 A
5643407 Chang Jul 1997 A
5866945 Chen et al. Feb 1999 A
5935334 Fong et al. Aug 1999 A
5958798 Shields Sep 1999 A
6114250 Ellingboe et al. Sep 2000 A
6114259 Sukharev et al. Sep 2000 A
6153537 Bacchetta et al. Nov 2000 A
6168726 Li et al. Jan 2001 B1
6351039 Jin et al. Feb 2002 B1
6592770 Dobson Jul 2003 B1
20010038889 Pangrle et al. Nov 2001 A1
Foreign Referenced Citations (12)
Number Date Country
0 565 724 Oct 1993 EP
1 195 801 Apr 2002 EP
1 498 329 Jan 1978 GB
2 329 069 Mar 1999 GB
10125782 May 1998 JP
10-125782 May 1998 JP
10214892 Aug 1998 JP
WO 9211653 Jul 1992 WO
WO 9317453 Sep 1993 WO
WO 0010199 Feb 2000 WO
WO 0067308 Nov 2000 WO
WO 0201621 Jan 2002 WO
Non-Patent Literature Citations (2)
Entry
American Institute of Chemical Engineers, “Materials Engineering and Sciences Division Newsletter”, Sep. 2000, vol. 31, Issue 1, pp. 1-10.
N. Oda et al., “0.6 um Pitch Highly Reliable Multilevel Interconnection Using Hydrogen Silicate Based Inorganice SOG for Sub-Quarter Micron CMOS Technology”, 1997 Symposium on VLSI Technology Digest of Technical Papers, pp. 79 and 80.