Method, system and medium for process control for the matching of tools, chambers and/or other semiconductor-related entities

Information

  • Patent Grant
  • 7082345
  • Patent Number
    7,082,345
  • Date Filed
    Tuesday, June 18, 2002
    22 years ago
  • Date Issued
    Tuesday, July 25, 2006
    18 years ago
Abstract
The invention relates to a method, system and computer program useful for producing a product, such as a microelectronic device, for example in an assembly line, where the production facility includes parallel production of assembly lines of products on identically configured chambers, tools and/or modules. Control is provided between such chambers. Behaviors of a batch of wafers (or of each wafer) are collected as the first batch (or each wafer) is processed by one of the identically configured chambers in one assembly line to produce the microelectronic device. The information relating to the behavior is shared with a controller of another one (or more) of the identically configured chambers, process tools and/or modules, to provide an adjustment of the process tool and thereby to produce a second batch (or next wafer) which is substantially identical, within tolerance, to the first batch (or wafer).
Description
BACKGROUND OF THE INVENTION

1. Field of the Invention


The present invention concerns computer-implemented and/or computer assisted methods, systems and mediums for enabling improved control (e.g., parallel control) during advanced process control. More specifically, one or more embodiments of the present invention relate to enhanced control of the processing of products, such as semi-conductor wafers, on comparably configured processing devices, such as chambers, utilizing behavior information.


2. Related Art


Microelectronic products, such as semi-conductor chips, are fabricated in foundries. In a foundry, batches of products are typically fabricated in parallel on assembly lines using identically configured components such as, e.g., chambers, tools, and modules (e.g., a grouping of tools). The intention is that these assembly lines will produce batches of identical products. Typically, each of these products are made by utilizing a multitude of recipes, where each recipe may be thought of as a set of predefined process parameters required to effectuate a processing outcome.


It is also often the case that a batch of products, such as a small lot of specialized chips, are produced, and then the next batch of the same type of product is produced minutes, hours, days, weeks or even months later. This later parallel batch could be produced on the same or different assembly line. Despite the time lapse, it is intended that the products in these batches will be identical.


Though it may be desired that, in the situations mentioned above, the results of a particular recipe (and, where the sum total of the recipes are the same, the final products themselves) be identical from batch to batch, this in fact might not necessarily occur. One reason is because differences in the raw materials that are used from one batch of wafers to another may emerge. For example, one shipment of a raw material may contain chemical impurities that do not exist in a subsequent shipment.


Another reason for lack of identical results concerns those situations where the manufacture of two different products happens to involve the use of at least one recipe in common (but where, e.g., the recipes used prior to the common recipe for each product differs). Though two different end products may be the ultimate goal, it is still desirable for the specific common recipe to have the same specific result when used in the course of manufacturing each of the two products. However, in reality, the effect of the common recipes may differ somewhat, due to the fact that the processing tools had, prior to the common recipe steps, been performing different tasks in the course of manufacturing each of the two products. E.g., prior to implementing the common recipe, a tool manufacturing product X may have been tasked to provide a relatively deep etch, whereas a tool manufacturing product Y may have been tasked to provide a relatively shallow etch prior to implementing the common recipe. Thus, the ability of a processing tool to reset itself to perform a specific task may be affected by the type of task it had previously been performing.


When situations such as those mentioned above occur and cause the tools to produce results not otherwise desired by the recipes, techniques exist to allow appropriate modifications to be made to the tool settings. However, if one were to contemplate conveying those modification settings to, e.g., other tools on another assembly line making the same product, a problem one would encounter is that each component of an assembly line, e.g., chambers, tools and modules, is adjusted separately and independently, even though the same product is being fabricated in parallel on another assembly line. While modifications made to one tool or chamber on, e.g., one assembly line could be manually matched in another tool or chamber on, e.g., another assembly line (or re-used on the same assembly line at a later time), no method or process currently exists to provide for automated communication of the modification. These types of communication problems also exist with regard to components on the same assembly line, as well as sub-components on the same component (and even regarding use of the same component or sub-component at different times).


Consequently, what is needed is an improved scheme for capturing desired behaviors (e.g., parameter settings) of components, and communicating those behaviors to other (and/or later used) components to, e.g., improve consistency of the results of given recipes (or other instruction-based entities).


SUMMARY OF THE INVENTION

The present invention addresses the deficiencies of the conventional technology described above by, e.g., capturing behaviors of one or more assembly line components, and communicating those behaviors to appropriate components of, e.g., other assembly lines within a foundry to, e.g., improve the consistency of the results of a given recipe(s) from use to use. Thus, aspects of the present invention provide for a better form of control among comparably configured processing devices handling parallel workstreams. Accordingly, one or more embodiments of the present invention provide for sharing and/or reuse of behavior information for better control of, e.g., foundry components, even when parallel processing is spaced apart time wise.


It is envisioned (by one or more embodiments of the present invention) that the present invention can be used in the production of a micro-electronic device using a series of “parallel” assembly lines, where each assembly line includes one or more entities being and/or containing one or more components (e.g., chambers, tools and/or modules) that are configured identically to components of at least one other assembly line. In operation, for example, the component behaviors and the model and/or recipe parameters for converging the results of processing are collected as a first batch is processed by one of a number of components in an assembly line to produce at least one type of micro-electronic device. The information relating to the collected behavior is then shared among identically configured components in another assembly line to produce a second batch of that type of micro-electronic device(s). In one or more embodiments of the present invention, the aforementioned second batch may also be produced later in time (using the behaviors and model parameters collected during production of the first batch) by one or more components of the same assembly line (or same stand-alone component) as produced the first batch. The present invention also provides, according to one or more embodiments, for extrapolating model parameters for a portion of the assembly line, such as one of the processing devices, to a product (whether same, similar or different) with a similar initial model for that part of the assembly line.


In accordance with one or more embodiments of the present invention, there are provided methods, systems and computer programs for converging, to a target setting, results generated by one or more semi-conductor processing entities including (or itself acting as the) at least one comparably configured component. The present invention includes collecting data representative of one or more behaviors of at least one of the one or more processing entities, said one or more behaviors being collected in the course of the results of the one or more processing entities converging to (or attempting to maintain proximity with) the target setting. The present invention also includes sharing information relating to the data representative of the one or more behaviors with the one or more processing entities from which the data was collected, wherein the sharing of the information facilitates the one or more processing entities receiving the data to converge to (or to attempt to maintain proximity with) the target setting.


In accordance with one or more embodiments of the present invention, the sharing of the information is performed on a wafer-to-wafer basis, and/or performed on a run-to-run basis.


Collecting data may optionally include measuring the at least one device on a metrology tool. Converging may optionally include adjusting a process parameter for at least one of the comparably configured components subsequent to measuring of the at least one device and prior to processing of a next device.


According to one or more embodiments of the present invention, collecting data includes measuring the at least one device in a batch of devices on a metrology tool, and sharing includes adjusting a process parameter for at least one of the comparably configured components subsequent to measuring of the batch and prior to processing of a next batch.


According to one or more embodiments of the present invention, the comparably configured components are on a same semi-conductor processing entity; and/or the comparably configured components are on at least two semi-conductor processing entities.


Optionally, the adjustment is performed on a same processing entity at substantially different processing times. Optionally, the adjustment is performed on a different processing entity, at a substantially different processing time and/or a substantially same processing time.


Optionally, sharing includes modifying a recipe for at least one of the comparably configured components subsequent to measuring of the batch and prior to processing of a next batch.


Optionally, the semi-conductor processing entity includes an integrated metrology tool, and/or a separate metrology tool is provided for the semi-conductor processing entity.


According to one or more embodiments of the present invention, the at least one semiconductor processing entity may be controlled from a controller.





BRIEF DESCRIPTION OF THE DRAWINGS

The above mentioned and other advantages and features of the present invention will become more readily apparent from the following detailed description and the accompanying drawings, in which:



FIG. 1 is a block diagram illustrating an example process tool without advanced process control, with stand-alone metrology.



FIG. 2 is a block diagram of an example process tool without advanced process control, with integrated metrology.



FIG. 3 is a block diagram of an example process tool with advanced process control, using stand-alone metrology.



FIG. 4 is a block diagram of an example process tool with advanced process control, having integrated metrology.



FIG. 5 is a block diagram of processing devices used for one or more embodiments of the present invention used in connection with chamber and tool matching on a run-to-run basis.



FIG. 6 is a block diagram of processing devices used for one or more embodiments of the present invention in connection with chamber and tool matching on wafer-to-wafer basis.



FIG. 7 is a block diagram illustrating one or more alternative and/or overlapping embodiments of the present invention used in connection with various process tools.



FIG. 8 is a plan view block diagram showing an example of a tool cluster with chambers, for use in connection with the one or more embodiments of the present invention.



FIG. 9 is a line graph illustrating test results of one or more embodiments of the present invention used for chamber matching on processing stations running a plasma enhanced chemical vapor deposition (PECVD) undoped silicate glass (USG) process.



FIG. 10 is a line graph illustrating test results of one or more embodiments of the present invention in connection with chamber matching on processing stations running a subatmospheric chemical vapor deposition (SACVD) USG process.



FIG. 11 is a block diagram illustrating inputs used to model a process for use in connection with one or more embodiments of the present invention, together with outputs.



FIG. 12 is a line graph illustrating simulated results of one or more embodiments of the present invention in connection with chamber matching on processing stations running Black Diamond (™) film on a PECVD processor showing open loop vs. closed loop runs.



FIG. 13 is a line graph illustrating simulated predicted results for use of one or more embodiments of the present invention in connection with a closed-loop run of Black Diamond (™) film on the PECVD processor.



FIG. 14 is a block diagram illustrating one process tool for use in connection with one or more embodiments of the present invention.



FIG. 15 is a block diagram illustrating two process tools for use with one or more embodiments of the present invention.



FIG. 16 is a block diagram illustrating a process tool communicating with a controller for use in connection with one or more embodiments of the present invention.



FIG. 17 is a block diagram illustrating multiple peer process tools controlled by a controller for use in connection with one or more embodiments of the present invention.



FIG. 18 is a block diagram illustrating multiple process tools, including different types of peers, controlled by a controller for use with one or more embodiments of the present invention.



FIG. 19 is a block diagram illustrating a process module and various applications of one or more embodiments of the present invention.



FIG. 20 is a block diagram illustrating process module level control for use in connection with one or more embodiments of the present invention.



FIG. 21 is a flow chart illustrating a portion of the control processing in accordance with one or more embodiments of the invention.





DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The following detailed description includes many specific details. The inclusion of such details is for the purpose of illustration only and should not be understood to limit the invention. Throughout this discussion, similar elements are referred to by similar numbers in the various figures for ease of reference. In addition, features in one embodiment may be combined with features in other embodiments of the invention.


A process control system, such as a semi-conductor fabrication plant, may include process tools each perhaps with multiple chambers, wherein each of the chambers is intended to work in parallel on a stream of products, to produce essentially identical products or products where at least some of the processing is essentially identical. One or more embodiments of the present invention concern matching (e.g., imparting the behavior information of one component to another component) between one or more comparably configured components (e.g., chambers on one or more process tools) where products are processed in parallel. One or more embodiments of the present invention also provides for matching where the products are processed at different times, perhaps on the same or different process tool(s). The designation “parallel” is used to indicate that two (or more) streams of products are being subjected to at least some comparable processing (e.g., parallel assembly lines), whether at more or less the same time or at different times.



FIGS. 1 and 2 are block diagrams illustrating process tools 101, 201. Each has multiple chambers 103, each of which may process one or more wafers. The process tool 101 in FIG. 1 has a separate, stand alone metrology tool 105.


A batch of wafers processed by the process tool 101 is measured by the metrology tool 105 for specification compliance after processing of the batch is completed. On the other hand, the process tool 201 of FIG. 2 incorporates a metrology tool 203; wafers may be measured by the incorporated metrology tool 203 as they are processed in the process tool 201 without necessarily awaiting completion of processing on the batch.


With some process control to control and/or coordinate the configuration of the chambers 103, matching of the desired configurations and/or output of the chambers 103 becomes possible. The closer that the process control is integrated into the processing, the faster the chambers 103 can be matched. The ability to control the configuration of chambers 103, regardless of the tool 101, 201 on which they are located, renders the tool 101, 201 essentially invisible to the process of chamber matching.



FIGS. 3 and 4 illustrate process tools 301, 401 with advanced process control (APC) 303 (or some portion thereof) integrated therein. Chamber matching can be done on the process tool 301 in FIG. 3 on a run-to-run basis, since the metrology tool 105 is separate. However, for the process tool 401 with integrated metrology tool 203, matching may be done on a wafer-to-wafer basis because each wafer may be measured after processing (if desired) and the result of the measurement may be used to adjust the recipe and/or model parameters for subsequent wafers.


Reference is made to FIGS. 5 and 6. Alternatively, the system can match one or more comparably configured chambers on different tools; or some combination thereof. Consider an example of two copies of the same tool, 301, 401 each having one or more particular chemical vapor deposition (CVD) chambers 103 running a particular CVD process. The present invention according to one or more embodiments will match the performance of one or more of those chambers, even though they may be on different tools. The chambers are configured in a comparable way, so that in respect to their portion of processing on the intended product, each is intended to produce an “identical” (considering tolerances) result. The chambers are “identical” in that they are supposed to perform the same processing, optionally, in a physically different tool. In essence, there are multiple copies of the same tool and/or chamber working in parallel on different batches of chips.


The match could be at the chamber level or it could be at the tool level. That is, it could be matching just a chamber, it could be matching any two or more chambers on the same tool or any two or more chambers on different tools or the same chamber on the same tool at a later time, providing they are the same kind of chamber running the same kind of process. Also, one can match the whole tool performance to two (or more) separate tools of the same type, provided they are identical copies.


Reference is made to FIG. 5, one example of where chamber matching may be done on a batch basis. The system will process a batch of wafers in one of the chambers 103 on the process tool 301, and take them out of the process tool 301 to a stand alone metrology tool 105, measure them, and enter the measurement results into the APC 303 software. The APC 303 software will determine any adjustments to be made, provide a modified recipe for the next batch of wafers, and then input that recipe into the process tool for the next batch of wafers.


Reference is made to FIG. 6, which shows one example where chamber matching may be done on a run-to-run basis. In order to make adjustments wafer-to-wafer within a batch, there should be provided a way to measure and/or adjust wafer-to-wafer. In this example, this includes an integrated metrology tool 203 and the APC 303 (or a portion thereof) running on the process tool 401.


The APC 303 provides a program (or communication with a program running on a controller) that is controlling the process on the chambers 103 and/or process tools 401 to be matched. It includes a process that makes recipe adjustments, preferably automatically, and changes set points on the process tool 401. Preferably, these set points are provided in a table and are based on a simulated outcome from a previous process. They may be predetermined, based on simulations, actual results and/or calculations (as discussed further below).



FIGS. 5 and 6 also reference a Separate Module Controller (SMC) 501. The SMC is implemented, according to one or more embodiments, as hardware and/or software, for enabling connection to and communication of adjustments for matching regarding tools, process modeling and/or process control. The SMC may, for example, be a computer with communications capability. It links two or more process tools, and it provides the communication between the various process tools that are connected to it. Also, the SMC may, for example, be configured so as to communicate with the individual process tools via a remote module controller, or the module controller can be integrated into each tool. The module controller may also include dial in capabilities or may otherwise communicate in any appropriate method with a common server, in order to access the controller software.


Reference is made to FIG. 7, showing various alternative (and/or overlapping) implementations of a system that may be used in connection with one or more embodiments of the present invention. In the first implementation 701, the APC is executed on a separate CPU running the APC 703; it is not embedded in the tool controller 705 or process tool 707. An appropiate communications interface, such as for example the standard Semiconductor Equipment Communication Standard (SECS) 725 communication protocol, interfaces between the APC 703 and the tool controller 705. The APC 703 provides the program (or communication with the program running on a controller) that controls the process(es) on the chambers and/or tools 707 to be matched.


The SMC software that performs the actual process control computation, according to these implementations, is on a stand alone computer 713. The SMC computer 713 is linked, for example such as through a local area network (LAN) or through hardwiring 715 to the process tool 707 and the SMC computer 713 communicates with the tool controller 705 included on the process tool 707. (Process tools conventionally include some type of a tool controller.)


Whether or not the process tool 707 is executing under the APC, the tool controller 705 conventionally provides the ability to run the recipes on the process tool. In the first implementation 701, the APC 703 is a separate device, physically separated from the process tool 707 and communicating therewith.


In the second implementation 709, the APC 703 is embedded into the process tool 707. The APC 703 is packaged on the tool, and it communicates on an interface 718 with the tool controller 705 through an application programming interface (API), such as for example a conventional dcom API interface protocol. In the second implementation 709 the API is included in the APC 703, and the APC 703 is located physically on the process tool 707.


The third implementation 711 may be considered to be an extension of an idea embodied in the second implementation 709. Here, the separate APC 703 is not provided as a physically separate stand alone hard drive. According to this implementation the APC software advantageously runs on the same hard drive on which the tool controller 705 runs, so that the APC 703 is physically embedded in both the process tool 707 and the tool controller 705. This presents a more unitary implementation for use in connection with one or more embodiments of the invention.


Reference is made to FIG. 8, a block diagram of an example process tool 801. In this example, there are provided three chambers 803 that are on the top and the left and right side (in the plan view). Each chamber 803 includes two processing stations 807 where the wafers sit, so each chamber can process two wafers at a time, on this particular tool. Not all process tools are configured in this manner. The principles discussed here nevertheless apply to other types of process tools. The two stations 807 are referred to as “left” and “right” twins. This particular process tool 801 can be configured with three identical chambers, all depositing the same film, or configured with different chambers, each running a different type of film. The control concepts according to one or more embodiments of the present invention are used to match two or more products produced by two or more selected chambers 803, and/or left and right twins to each other. A wafer is loaded into a chamber 803 by a loadlock 805. A number of such process tools can be used in an assembly line. There might be a bank of perhaps five process tools 801 in a row, all running a particular step. These would further be incorporated into several assembly lines. A specific example of a process tool 801 is the Producer (™) from Applied Materials of Santa Clara, Calif.


Reference is made to FIG. 9, a graph illustrating an example of matching of different processing stations. This data was generated by a Producer (™) tool running a PECVD USG (plasma enhanced chemical vapor deposition undoped silicate glass) process, and shows film thickness data. The left station thickness 903 and right station thickness 901 converge to within 20 angstroms after about 15 wafer pairs. The RF (radio frequency) processing time 905, 907 in the left 905 and right 907 chambers is adjusted after nine wafer pairs are processed. (An adjustment of the RF processing time will affect the wafer thickness.) There is a target thickness mean, in this case, of 10,000 angstroms, hence, the indicated target film thickness 911 is 10,000 angstroms. The open loop result, i.e., with no process control, is 10,173 angstroms; with process control, the result is 10,003 angstroms. As is illustrated by the graph, without use of the present invention, the mean thickness is 173 angstroms too high. On the other hand, using an embodiment of the present invention, the result is well within tolerances. The standard deviation without the invention is 70, whereas with an embodiment of the invention it is 48, a smaller and therefore more desirable number.


As illustrated in FIG. 9, embodiments of the invention were used to match the film thickness between the left and right processing station of the same chamber. The chamber had two processing stations internally that were matched using an embodiment of the invention, to match the results of the left processing station with the right station. The results of those two processing stations were brought into convergence toward each other and toward the target results utilizing the invention. This example illustrates one possible use of the invention to do left-to-right matching, within the same chamber. One or more embodiments of the present invention also contemplate chamber-to-chamber matching, and similar results including convergence are anticipated.


There are up to three chambers on a typical Producer (™) tool; therefore there are up to six processing stations. So using one or more embodiments of the present invention, one could cause any combination of two or more of those processing stations, even all six processing stations, to converge to the target. Other tools with which the invention might be used might have any number of chambers, with single, double or more wafer processing capacity. The measured stress results are an indication of film integrity. If there is a high stress in the film, the film is more likely to crack or peel or have other defects; hence, typically there is a target stress value as well as a target thickness. There is also a target refractive index (RI) value. While adjusting the thickness under control it is preferable not to negatively affect some other target film property such as stress or RI.


The results in the graph of FIG. 9 confirm that although the thickness is converging to the target value, this did not have any detrimental impact on the stress or the RI. To the contrary, the data shows that the embodiments of the present invention used to generate the data in FIG. 9 favorably tightened the distribution on both the stress value and RI value as well as the thickness. Use of the invention resulted in data closer to the target results.


The left axis of the graph shows thickness measurements in angstroms that are taken from wafer pairs from different matched chambers. The right axis shows processing time consumed for RF processing of each wafer, the processing time being the parameter that is being adjusted.


The RF time, 905, 907 begins at 71,000 milliseconds. Both left and right RF time 905, 907 are the same initially because the invention is operating under open loop conditions and so is not making any adjustments. During open loop conditions, all wafers use the same RF time. When the embodiments of the present invention depicted in FIG. 9 began running adjustments at wafer pair number 9, adjustments were made to the RF time between the left and right processing station, and hence the graph shows a difference in processing time.


In order to match these two chambers, the system adjusts the right and left RF time 905, 907 in the right and left chambers, respectively, to make the selected adjustment. The graph illustrates the right RF time 907 after wafer pair number 9 coming down to 69,400, then oscillating around 69,800 after wafer pair number 16. The left RF time 905 is still staying up around 70,600 milliseconds after wafer pair number 14.


Still referring to FIG. 9, the two sets of data showing right and left thickness 901, 903 on the top part of the graph begin with wafer pair number 1; there is a difference in thickness, exhibited out to about wafer pair number 13. The reason for the initial difference is that the system is running in open loop mode for the first ten wafer pairs. When the present embodiments of the invention begin making adjustments at wafer pair number 10, the thickness measurements converge about three wafers thereafter. Then once it is converged by about wafer pair number thirteen, the two lines, and hence the left and right thickness 901, 903 are tracking each other.


When new lot 909 is introduced a first wafer effect is created and the system needs to recalibrate itself. This may take two or three wafers.


In this particular example, the system can affect the RF time to adjust the film thickness. (RF is a wafer treatment for depositing film wherein the chamber energizes certain gases therein for a period of time to cause the deposition of film on the wafer.) In other types of processing, other model or recipe parameters would be adjusted to achieve desired different results. Although the example of FIG. 9 is PECVD of USG film, it should be understood that the present invention may be used with any type of process tool and/or other components, with other types of processing, and/or with other adjustments, as would be understood by one of skill in this art, to achieve desired results. However, the invention is not limited to the types of chambers and processing (or other necessary specific results or criteria) which are provided herein by way of example, and these examples are not intended to be exhaustive.


Reference is made to FIG. 10, illustrating the invention as applied in an example using another alternative embodiment to a different type of process tool, here a Sub-Atmospheric Chemical Vapor Deposition (SACVD) process tool. This example uses a different kind of hardware to deposit the same film, illustrating that one or more embodiments of the present invention can apply to multiple types of processes and multiple types of films. The typical mismatch between the left and right processing station in this example is around 70 angstroms. The graph shows the left-right difference 1001. The goal is for this difference 1001 to become or approach zero. FIG. 10 shows the difference 1001 approaching zero after closed loop control is initiated.


In this example, the spacing between the wafer and the shower head is being adjusted to achieve the match. In the previous example, time was adjusted to achieve the match. As shown in the graph of FIG. 10, the left spacing and right spacing 1005, 1007 are essentially the same up to wafer set number 5, and then they start to deviate. The Best Known Method (BKM) spacing 1003 or the recommended spacing is 300 mils. for either left or right side. In order to achieve a match of film thickness this embodiment of the invention used 303 mil for the left spacing 1005 and 297 mils for the right spacing 1007. One may observe from this that there are extremely minute but important changes in the wafer position, relative to the shower head such that a small amount of tweaking enables matching. The adjustment is very sensitive.


The APC determines the amount of adjustment to be made, according to one or more embodiments, by use of any available model that describes the process. One appropriate model that determines an adjustment is the iAPC configuration option, available from Applied Materials, in connection with tools sold under trademarks including Producer(™), Centura(™), Mirra (™), Reflexion (™) or Endura(™). According to one such model, the first wafer is run on the process tool and then the result is measured on the first wafer; the measured result is entered into the model. The model computes what the result should have been, compares it to the actual result, and determines a different set of processing conditions, if any, that would theoretically meet the target. That information includes an adjustment in the recipe for the next wafer. In the time it takes the robot to move the next wafer into the chamber, the calculations are done, the new recipe set point (including the adjustment) is determined, and the adjustment to the process tool is made.


Reference is made to FIG. 11. This is a block diagram illustrating typical input parameters and measured output for a Black Diamond (™) (available from Applied Materials) process, used for determining an appropriate adjustment in a recipe. The model 1113 simulates for a given inputted value of RF time 1101, spacing 1103, and power 1105, the resulting film thickness 1107, stress 1109, and refractive index 1111.


A unique model is built for each process and subsequently stored and made available for later reference. Hence, the model illustrated here would be different for other devices. For example, the input parameters could differ. On an etch tool, as one example, the typical adjusted parameters could include RF time, power, and/or one or more gas flow rates. There might be three or four or even more different input parameters, and likewise the outputs that are measured will differ. These and other models for determining adjustments are commercially available, as mentioned above.


Reference is made to FIG. 12, showing a simulated example Black Diamond (™) process, with open loop and closed loop data. This simulation illustrates that closer chamber matching is possible with closed loop control. In this particular example, 351 pairs were run through the simulated invention. A left chamber 1201 and right chamber 1203 are run under open loop conditions 1209. The left and right mean is 11,000 angstroms, the standard deviation is 120, and the left to right mean in angstroms is 155. In contrast, a left chamber and right chamber 1205, 1207 run under closed looped conditions 1211 yield a left and right mean of 11,000 angstroms, a standard deviation of 85, a left to right mean of 1.2 angstroms, and a standard left to right deviation of 99; the left mean is 11,001 angstroms, the standard deviation is 77, the right mean is 11,000 angstroms, and the right standard deviation is 94.


Reference is made to FIG. 13 illustrating a simulated closed loop run, with RF time adjusted, of Black Diamond (™) film thickness. This graph illustrates the right and left time 1301, 1303, as well as the left and right thickness 1305, 1307, under simulated closed loop run conditions. As is illustrated, the left and right mean is 11,000 angstroms, and the standard deviation is 85; the left mean is 11,001 and the left standard deviation is 77, the right mean is 11,000 angstroms, the right standard deviation is 94, the left to right mean is 1.2 angstroms, and the left to right standard deviation is 99. This illustrates that left and right chamber matching is achieved by continuous RF time control.


Reference is now made to FIG. 14, illustrating a block diagram of a process tool with integrated automatic process control (APC), as envisioned for use with one or more embodiments of the present invention. As is illustrated here, according to one or more embodiments of the present invention, an APC 1417 is included at least in part on a particular process tool 1405, and is used to optimize the wafer results by controlling operational performance of a process tool 1405, using model based control. The APC includes data collection, appropriate hardware and software models to enable the process tool to operate as desired. A customer 1401 will supply its desired wafer result target(s) 1403 to the process tool 1405. The result target(s) 1403 will be incorporated into the processing by the APC 1417, which will drive the tool controller 1411 in order to obtain the result target. The APC obtains (and/or shares) behavior information and attempts to converge the results of the process tool to the target utilizing the behavior information to adjust the processing parameters. Note that appropriate communications devices may optionally be included, in this illustrated embodiment including generic equipment model (“GEM”)/SECS interface 1415 and/or a graphical user interface (GUI) 1409. Additionally, if desired, external data 1407 can be taken into account as input by the process tool 1405.


Reference is now made to FIG. 15, showing a block diagram of one or more embodiments of the present invention used with an optional separate module control (“SMC”). The SMC contains module level models that provide for automatically setting process tool results targets, for example in a multi-tool environment. As illustrated, multiple process tools 1503 such as smart tools (i.e. having embedded computer intelligence) are included. Each of the process tools 1503 in this example includes an APC 1505, which enables the process tool 1503 to become part of a process module, and a tool controller 1507. The APC obtains (and/or shares) behavior information and attempts to converge the results of the process tool to the target utilizing the behavior information to adjust the processing parameters.


Reference is now made to FIG. 16, a block diagram illustrating top level control for one or more embodiments of the present invention. The process tool 1601 includes a tool controller 1603, as well as a SECS 1605, communicating to a cell controller 1609. The cell controller communicates with other devices via a fab message bus 1607. Multiple process tools and/or devices of other types may be connected together via a fab message bus. Moreover, the fab message bus may communicate with a fab controller providing overall control over an assembly line. Communications include, inter alia, behavior information used to coverage processing results. The benefits of tool level control are that the tool monitoring is embedded, which allows a high level performance on control. Further, this enables automatic process results, rather than trial-and-error or manual process parameter settings. Additionally, this enables enhanced process tool performance both on a wafer-to-wafer level and a within-wafer level, together with integrated metrology. Standard interfaces may be utilized to allow monitoring of data. Reference is now made to FIG. 17, a block diagram illustrating a multiple tool level control over peer process tools that may be used in connection with one or more embodiments of the invention. An SMC 1701 is provided to control multiple peer tools 1705, that is, process tools of a similar type. As illustrated, these peer tools are capable of being configured in a comparable manner. The SMC 1701 communicates with the peer tools 1705 via a message bus 1707. This allows for unified control over any porting of models, remote viewing of the process tools, and results matching from chamber to chamber and/or process station to station, regardless of process tool, as well as from tool to tool. The level of commonality of the chambers and the results can be analyzed, preferably by the SMC 1701. Further, the productivity can be matched and the throughput can be balanced by appropriate control in accordance with one or more embodiments of the invention. Optionally, the SMC 1701 includes GUI 1703 interface.


Reference is made to FIG. 18, a block diagram illustrating multiple tool level control that may be used in connection with one or more embodiments of the present invention. Here, the SMC 1701 communicates to the process tools 1805, 1807 via the fab message bus 1607 communicating with an APC 1811 on each process tool 1805, 1807. The customer 1803 provides the module target 1801 to the SMC 1701. The SMC utilizes its typical process models in order to determine the recipes that should be loaded onto each of the process tools 1805, 1807. The SMC can adjust each process tool recipe in order to achieve a particular result target. The SMC can also enable chamber matching across the various different types of process tools 1805, 1807.


Reference is now made to FIG. 19, a block diagram illustrating a system having a process module application, which may be used with one or more embodiments of the present invention. The illustrated system includes an SMC 1701 with optional GUI 1703, communicating with various process tools 1911, 1913, 1915 via a fab message bus 1607. An assembly line is provided, including a chemical mechanical polisher (“CMP”) 1909, electrico-chemical platter (“ECP”) 1907 and physical vapor deposition (“PVD”) 1905. Chambers can be matched across process tools that are of the same type, in order to permit assembly line processing through the CMP, ECP and PVD tools. More or fewer tools, or tools of different types and/or configurations, could be implemented in other embodiments.


Reference is now made to FIG. 20, a block diagram illustrating a system having process module level control for use in connection with one or more embodiments of the invention. A controller 2001 is provided, in this example, a module server on a computer. The controller 2001 communicates with the process tools 2005 via a fab message bus 1607, using SECS protocol 2011. Alternatively, the module server may communicate with the APC 2009 via a network connection such as an Ethernet network 2008. In this illustration, there are provided multiple process tools 2005 connected directly or indirectly to the controller 2001.


Reference is now made to FIG. 21, a flow diagram for one or more embodiments of the invention, showing the processing at the process tool level. This example could be executed, for example, on the processing devices corresponding to that shown in FIG. 4 and FIG. 6. Here, at step 2101, the process tool obtains a wafer for processing. At step 2103, the process tool (or controller, such as process tool controller or process controller) checks whether behavior information exists for this process tool. At step 2105, the process tool (or other controller) checks whether the behavior information is appropriate for this type of processing. The “same type” process could be, for example, the identical processed device, or a same recipe (or recipe combination) used for this processing step even if the ultimate processed device is different.


According to one or more embodiments, steps 2103 and 2105 are also executed when the process tool detects that it has switched to processing a new type of device. If for example the process tool was an etch device, it would detect that it received a new family of recipes, as a result of a user instructing the fab as to the family of recipes to use for that step. The etch recipe can then be tuned, if behavior information exists, to the appropriate recipe for the new product. This allows the system to more quickly characterize and optimize the performance of a process tool.


The behavior information has been provided in some manner, such as a broadcast from a parallel processing tool, or central storage for example. If there is appropriate behavior information, at step 2107, the process tool uses the behavior information and parameters to adjust the recipe. By use of behavior information, the process tool “learns” and applies the learning from prior processing that is sufficiently similar or analogous to the current processing.


At step 2109, the process tool processes the wafer in accordance with the recipe, which may have been adjusted to take into consideration available behavior information. At step 2111, the process tool (or other metrology tool) measures the wafer as usual. At step 2113, having obtained the metrology results, the process tool obtains a process control computation, probably from the process controller. The process control computation, discussed above, may be provided in any appropriate manner, and is intended to adjust the processing to be closer to specification. Process control computations are available to those skilled in the art.


At step 2115, the process tool determines whether a recipe parameter was adjusted. This could be determined, for example, because the process tool received an adjusted parameter, or received a new recipe. If the recipe parameter was adjusted, the process tool broadcasts the recipe parameter adjustment to parallel process tools at step 2117. The broadcast could be accomplished, for example, by transmitting the adjusted recipe and/or adjusted recipe parameters to the process controller, which then broadcasts the adjustment to parallel process tools. Alternatively, if the process tools communicate with each other, the adjustment could be broadcast directly to the parallel process tools. As a further alternative, the recipe adjustments (behavior information) could be stored centrally, and could be accessed by each process tool. The adjusted recipe parameter is also stored at the process tool, at step 2119. The process tool determines whether it is done processing wafers at step 2121, and if not, it loops back to obtain the next wafer for processing at step 2101.


In connection with the flow chart of FIG. 21, it will be noted that conventional methods can be provided for avoiding collisions between behavior information. If there is a collision, for example, the system could take most recent data, or data having results closest to target, or data from highest numbered process tool, or any combination of the foregoing. It is possible to provide for allocation and de-allocation of storage at appropriate points in the flow chart, if more sophistication is desired. Further, it will be appreciated that the broadcast of behavior information could be provided in a number of ways. For example, a simple transmission could be in accordance with any utilized communication protocol between process tools and/or process controller(s). Moreover, a broadcast of behavior information data could be provided to local and/or remote process tools, even over the Internet. Hence the invention is not necessarily limited to use in a single fab, and indeed the broadcast data could be transmitted among multiple fabs and/or customers and/or users if desired.


While this invention has been described in conjunction with the specific embodiments outlined above, many alternatives, modifications and variations will be apparent to those skilled in the art. Accordingly, the preferred embodiments of the invention as set forth are intended to be illustrative and not limiting. Various changes may be made without departing from the spirit and scope of the invention as defined in the following claims.


The invention has been described in connection with specific process tools, although other examples of process tools have been provided. It is not intended to limit the invention to these specified process tools. More specifically, this invention is intended to accommodate any process tool, including any type of process tool used in manufacturing semi-conductors.


As another example, the advanced process control may be implemented on a general purpose computer or on a specially programmed computer. It may also be implemented as a distributed computer system, rather than a single computer system. Further, some of the distributed systems might include embedded systems; the programming may be distributed among processing devices and/or metrology tools and/or other parts of the process control system.


Similarly, the processing may be controlled by software on one or more computer systems and/or processors and/or process tools, or could be partially or wholly implemented in hardware. Moreover, the advanced process control may communicate directly or indirectly with relevant metrology tools and processing tools, or the metrology tools and processing tools may communicate directly or indirectly with each other and the advanced process control.


Further, the invention has been described as being implemented on a closed network. It is possible that the invention could be implemented over a more complex network, such as an Intranet, the Internet, or it could be implemented on a single computer system. Moreover, portions of the system maybe distributed (or not) over one or more computers, and some functions maybe distributed to other hardware, such as tools, and still remain within the scope of the invention.

Claims
  • 1. A computer-implemented method comprising: (A) collecting data representative of one or more behaviors of at least one of one or more semi-conductor processing entities, said one or more behaviors being collected in the course of the one or more semi-conductor processing entities converging to, or attempting to maintain proximity with, a target setting; and(B) sharing information, relating to the data representative of the one or more behaviors, between at least one of the one or more semi-conductor processing entities and at least one comparably configured semi-conductor processing entity, wherein the sharing of the information facilitates the at least one comparably configured semi-conductor processing entity receiving the information to adjust a recipe that enables the at least one comparably configured semi-conductor processing entity to converge to, or attempt to maintain proximity with, the target setting.
  • 2. The method of claim 1, wherein the sharing of the information is performed on a wafer-to-wafer basis.
  • 3. The method of claim 1, wherein the sharing of the information is performed on a run-to-run basis.
  • 4. The method of claim 1, wherein the sharing of the information is performed on the same processing entity, at a time substantially later than a time at which the data was collected.
  • 5. The method of claim 1, wherein the sharing of the information is performed on a different processing entity, at a substantially later time, or a substantially same time at which the data is collected.
  • 6. The method of claim 1, wherein the step of collecting data includes measuring at least one device processed by one or more of the semi-conductor processing entities, and wherein the step of sharing includes adjusting a process parameter for the at least one comparably configured semi-conductor processing entity subsequent to measuring of the at least one device and prior to processing of a next device.
  • 7. The method of claim 1, wherein the step of collecting data includes measuring at least one device in a batch of devices processed by one or more of the semi-conductor processing entities, and wherein the step of sharing includes adjusting a process parameter for the at least one comparably configured semi-conductor processing entity subsequent to measuring of the batch and prior to processing of a next batch.
  • 8. The method of claim 1, wherein the at least one comparably configured semi-conductor processing entity resides on a same tool as said one or more semi-conductor processing entities.
  • 9. The method according to claim 8, wherein the at least one comparably configured semi-conducting processing entity comprises a chamber.
  • 10. The method according to claim 9, wherein the chamber comprises two or more processing stations.
  • 11. The method of claim 1, wherein the at least one comparably configured semi-conductor processing entity and said one or more semi-conductor processing entities reside on separate tools.
  • 12. The method according to claim 11, wherein the at Least one comparably configured semi-conductor processing entity comprises a chamber.
  • 13. The method according to claim 12, wherein the chamber comprises two or more processing stations.
  • 14. The method of claim 1, wherein at least one of the one or more semi-conductor processing entities includes an integrated metrology tool.
  • 15. The method of claim 1, further comprising the step of providing a separate metrology tool for at least one of the one or more semi-conductor processing entities.
  • 16. The method of claim 1, further comprising the step of controlling at least one of the one or more semi-conductor processing entities from a controller.
  • 17. The method of claim 1, wherein the at least one comparably configured semi-conductor entity comprises a module.
  • 18. The method of claim 17, wherein the module comprises a chamber.
  • 19. The method of claim 18, wherein the chamber comprises a processing station.
  • 20. The method according to claim 1, wherein the at least one comparably configured semi-conductor processing entity is configured the same as said one or more semi-conductor processing entities.
  • 21. A computer program product residing on a computer readable medium the computer program product comprising instructions for enabling a computer to: (A) collect data representative of one or more behaviors of at least one of one or more semi-conductor processing entities, said one or more behaviors being collected in the course of the one or more semi-conductor processing entities converging to, or attempting to maintain proximity with a target setting; and(B) share information, relating to the data representative of the one or more behaviors, between at least one of the one or more semi-conductor processing entities and at least one comparably configured semi-conductor processing entity, wherein the information facilitates the at least one comparably configured semi-conductor processing entity receiving the information to adjust a recipe that enables the at least one comparably configured semi-conductor processing entity to converge to, or attempt to maintain proximity with the target setting.
  • 22. The computer program product of claim 21, wherein the instructions for sharing of the information are performed on a wafer-to-wafer basis.
  • 23. The computer program product of claim 21, wherein the instructions for sharing information are performed on a run-to-run basis.
  • 24. The computer program product of claim 21, wherein the instructions for sharing information are performed on a same tool, at a time substantially later than a time at which the data was collected.
  • 25. The computer program product of claim 21, wherein the information is provided from a first tool, to a second tool at a substantially later time, or a substantially same time at which the data is collected.
  • 26. The computer program product of claim 21, wherein the instructions for collecting data include instructions for measuring at least one device processed by at least one of the one or more semi-conductor processing entities, and wherein the instructions for sharing include instructions for adjusting a process parameter for the at least one comparably configured semi-conductor processing entity subsequent to measuring of the at least one device and prior to processing of a next device.
  • 27. The computer program product of claim 21, wherein the instructions for collecting data include instructions for measuring at least one device in a batch of devices processed by at least one of the one or more semi-conductor processing entities, and wherein the instructions for sharing include instructions for adjusting a process parameter for the at least one comparably configured semi-conductor processing entity subsequent to measuring of the batch and prior to processing of a next batch.
  • 28. The computer program product of claim 21, wherein the at least one comparably configured semi-conductor processing entity comprises a first chamber and a second chamber.
  • 29. The computer program of claim 21, wherein the at least one comparably configured semi-conductor processing entity is on a tool separate from the one or more semi-conductor processing entities.
  • 30. The computer program product of claim 21, wherein at least one of the one or more semi-conductor processing entities includes an integrated metrology tool.
  • 31. The computer program product of claim 21, further comprising instructions for providing a separate metrology tool for at least one of the one or more semi-conductor processing entities.
  • 32. The computer program product of claim 21, further comprising instructions for controlling at least one of the one or more semi-conductor processing entities from a controller.
  • 33. A computer-implemented method of converging, to a target setting, processing results of two or more comparably configured semi-conductor processing entities, comprising: obtaining, for one of the comparably configured semi-conductor processing entities, a recipe to be utilized in conjunction with processing a product;measuring at least one product characteristic subsequent to processing;adjusting at least one recipe parameter based upon said measuring step;providing the at least one recipe parameter to at least one other comparably configured semi-conductor conductor processing entity; andutilizing the at least one recipe parameter to adjust a recipe of at least one other comparably configured semi-conductor processing entity and converge the processing results of the one comparably configured semi-conductor processing entity with the at least one other comparably configured semi-conductor processing entity.
  • 34. The computer-implemented method according to claim 33, wherein the two or more comparably configured processing entities comprise tool chambers.
  • 35. The computer implemented method according to claim 34, wherein a first tool chamber is on a first tool and a second tool chamber is on a second tool.
  • 36. The computer implemented method according to claim 35, wherein the first tool chamber comprises a first and a second processing station and the second tool chamber comprises a third and a fourth processing station.
  • 37. The computer implemented method according to claim 34, wherein a first tool chamber and a second tool chamber are on a same tool.
  • 38. The computer implemented method according to claim 37, wherein the first tool chamber comprises a first and a second processing station and the second tool chamber comprises a third and a fourth processing station.
  • 39. A computer-implemented system of converging, to a target setting, processing results generated by comparatively configured process tools operating in parallel in a semiconductor processing environment, said system comprising: a module controller containing module level models for setting at least one process tool results target;each of said comparatively configured process tools configured in parallel and communicating with said module controller, each of said comparatively configured process tools comprising an automatic process control module that receives as input from said module controller a module level model, wherein at least one of said respective automatic process control modules adjust at least one recipe processing parameter based on shared information from another automatic process control module to enable at least one of said comparatively configured process tools to converge to or maintain a respective process tool results target.
  • 40. The system of claim 39, wherein said at least two process tools comprise embedded computer intelligence.
  • 41. The system of claim 39, wherein said module controller comprises a graphical user interface.
  • 42. The system of claim 39, wherein said automatic process control module comprises at least one of hardware and software.
  • 43. The system of claim 39, wherein each of said at least two process tools further comprises a tool controller for processing a recipe to achieve said at least one process tool results target.
CROSS REFERENCES TO RELATED APPLICATIONS

This application claims the benefit of U.S. Provisional Application Ser. No. 60/365,782 filed Mar. 21, 2002, expressly incorporated herein by reference; and U.S. Provisional Application Ser. No. 60/298,878 filed Jun. 19, 2001, expressly incorporated herein by reference.

US Referenced Citations (336)
Number Name Date Kind
3767900 Chao et al. Oct 1973 A
3920965 Sohrwardy Nov 1975 A
4207520 Flora et al. Jun 1980 A
4209744 Gerasimov et al. Jun 1980 A
4368510 Anderson Jan 1983 A
4609870 Lale et al. Sep 1986 A
4616308 Morshedi et al. Oct 1986 A
4663703 Axelby et al. May 1987 A
4698766 Entwistle et al. Oct 1987 A
4755753 Chern Jul 1988 A
4796194 Atherton Jan 1989 A
4901218 Cornwell Feb 1990 A
4957605 Hurwitt et al. Sep 1990 A
4967381 Lane et al. Oct 1990 A
5014208 Wolfson May 1991 A
5089970 Lee et al. Feb 1992 A
5108570 Wang Apr 1992 A
5128588 Kameya et al. Jul 1992 A
5208765 Turnbull May 1993 A
5220517 Sierk et al. Jun 1993 A
5226118 Baker et al. Jul 1993 A
5231585 Kobayashi et al. Jul 1993 A
5236868 Nulman Aug 1993 A
5240552 Yu et al. Aug 1993 A
5260868 Gupta et al. Nov 1993 A
5270222 Moslehi Dec 1993 A
5295242 Mashruwala et al. Mar 1994 A
5305221 Atherton Apr 1994 A
5309221 Fischer et al. May 1994 A
5329463 Sierk et al. Jul 1994 A
5347446 Iino et al. Sep 1994 A
5367624 Cooper Nov 1994 A
5369544 Mastrangelo Nov 1994 A
5375064 Bollinger Dec 1994 A
5398336 Tantry et al. Mar 1995 A
5402367 Sullivan et al. Mar 1995 A
5408405 Mozumder et al. Apr 1995 A
5410473 Kaneko et al. Apr 1995 A
5420796 Weling et al. May 1995 A
5427878 Corliss Jun 1995 A
5444632 Kline et al. Aug 1995 A
5444837 Bomans et al. Aug 1995 A
5469361 Moyne Nov 1995 A
5490097 Swenson et al. Feb 1996 A
5495417 Fuduka et al. Feb 1996 A
5497316 Sierk et al. Mar 1996 A
5503707 Maung et al. Apr 1996 A
5508947 Sierk et al. Apr 1996 A
5519605 Cawlfield May 1996 A
5525808 Irie et al. Jun 1996 A
5526293 Mozumder et al. Jun 1996 A
5534289 Bilder et al. Jul 1996 A
5546326 Tai et al. Aug 1996 A
5586039 Hirsch et al. Dec 1996 A
5599423 Parker et al. Feb 1997 A
5603707 Trombetta et al. Feb 1997 A
5617321 Frizelle et al. Apr 1997 A
5629216 Wijaranakula et al. May 1997 A
5655951 Meikle et al. Aug 1997 A
5657254 Sierk et al. Aug 1997 A
5661669 Mozumder et al. Aug 1997 A
5664987 Renteln Sep 1997 A
5665214 Iturralde Sep 1997 A
5667424 Pan Sep 1997 A
5674787 Zhao et al. Oct 1997 A
5689432 Blaauw et al. Nov 1997 A
5694325 Fukuda et al. Dec 1997 A
5695810 Dubin et al. Dec 1997 A
5698989 Nulman Dec 1997 A
5719495 Moslehi Feb 1998 A
5719796 Chen Feb 1998 A
5735055 Hochbein et al. Apr 1998 A
5740429 Wang et al. Apr 1998 A
5751582 Saxena et al. May 1998 A
5754297 Nulman May 1998 A
5761064 La et al. Jun 1998 A
5761065 Kittler et al. Jun 1998 A
5764543 Kennedy Jun 1998 A
5777901 Berezin et al. Jul 1998 A
5781454 Alexander Jul 1998 A
5787021 Samaha Jul 1998 A
5787269 Hyodo Jul 1998 A
5808303 Schlagheck et al. Sep 1998 A
5812407 Sato et al. Sep 1998 A
5823854 Chen Oct 1998 A
5824599 Schacham-Diamand et al. Oct 1998 A
5825356 Habib et al. Oct 1998 A
5825913 Rostami et al. Oct 1998 A
5828778 Hagi et al. Oct 1998 A
5831851 Eastburn et al. Nov 1998 A
5832224 Fehskens et al. Nov 1998 A
5838595 Sullivan et al. Nov 1998 A
5838951 Song Nov 1998 A
5844554 Geller et al. Dec 1998 A
5857258 Penzes et al. Jan 1999 A
5859777 Yokoyama et al. Jan 1999 A
5859964 Wang et al. Jan 1999 A
5859975 Brewer et al. Jan 1999 A
5862054 Li Jan 1999 A
5863807 Jang et al. Jan 1999 A
5867389 Hamada et al. Feb 1999 A
5870306 Harada Feb 1999 A
5871805 Lemelson Feb 1999 A
5883437 Maruyama et al. Mar 1999 A
5889991 Consolatti et al. Mar 1999 A
5901313 Wolf et al. May 1999 A
5903455 Sharpe, Jr. et al. May 1999 A
5910011 Cruse Jun 1999 A
5910846 Sandhu Jun 1999 A
5912678 Saxena et al. Jun 1999 A
5914879 Wang et al. Jun 1999 A
5916016 Bothra Jun 1999 A
5923553 Yi Jul 1999 A
5926690 Toprac et al. Jul 1999 A
5930138 Lin et al. Jul 1999 A
5940300 Ozaki Aug 1999 A
5943237 Van Boxem Aug 1999 A
5943550 Fulford, Jr. et al. Aug 1999 A
5960185 Nguyen Sep 1999 A
5960214 Sharpe, Jr. et al. Sep 1999 A
5961369 Bartels et al. Oct 1999 A
5963881 Kahn et al. Oct 1999 A
5975994 Sandhu et al. Nov 1999 A
5978751 Pence et al. Nov 1999 A
5982920 Tobin, Jr. et al. Nov 1999 A
6002989 Shiba et al. Dec 1999 A
6012048 Gustin et al. Jan 2000 A
6017771 Yang et al. Jan 2000 A
6036349 Gombar Mar 2000 A
6037664 Zhao et al. Mar 2000 A
6041263 Boston et al. Mar 2000 A
6041270 Steffan et al. Mar 2000 A
6054379 Yau et al. Apr 2000 A
6059636 Inaba et al. May 2000 A
6064759 Buckley et al. May 2000 A
6072313 Li et al. Jun 2000 A
6074443 Venkatesh et al. Jun 2000 A
6077412 Ting et al. Jun 2000 A
6078845 Friedman Jun 2000 A
6094688 Mellen-Garnett et al. Jul 2000 A
6096649 Jang Aug 2000 A
6097887 Hardikar et al. Aug 2000 A
6100195 Chan et al. Aug 2000 A
6108092 Sandhu Aug 2000 A
6111634 Pecen et al. Aug 2000 A
6112130 Fukuda et al. Aug 2000 A
6113462 Yang Sep 2000 A
6114238 Liao Sep 2000 A
6127263 Parikh Oct 2000 A
6128016 Coelho et al. Oct 2000 A
6136163 Cheung et al. Oct 2000 A
6141660 Bach et al. Oct 2000 A
6143646 Wetzel Nov 2000 A
6148099 Lee et al. Nov 2000 A
6148239 Funk et al. Nov 2000 A
6148246 Kawazome Nov 2000 A
6150270 Matsuda et al. Nov 2000 A
6157864 Schwenke et al. Dec 2000 A
6159075 Zhang Dec 2000 A
6159644 Satoh et al. Dec 2000 A
6161054 Rosenthal et al. Dec 2000 A
6169931 Runnels Jan 2001 B1
6172756 Chalmers et al. Jan 2001 B1
6173240 Sepulveda et al. Jan 2001 B1
6175777 Kim Jan 2001 B1
6178390 Jun Jan 2001 B1
6181013 Liu et al. Jan 2001 B1
6183345 Kamono et al. Feb 2001 B1
6185324 Ishihara et al. Feb 2001 B1
6191864 Sandhu Feb 2001 B1
6192291 Kwon Feb 2001 B1
6197604 Miller et al. Mar 2001 B1
6204165 Ghoshal Mar 2001 B1
6210983 Atchison et al. Apr 2001 B1
6211094 Jun et al. Apr 2001 B1
6212961 Dvir Apr 2001 B1
6214734 Bothra et al. Apr 2001 B1
6217412 Campbell et al. Apr 2001 B1
6219711 Chari Apr 2001 B1
6222936 Phan et al. Apr 2001 B1
6226563 Lim May 2001 B1
6226792 Goiffon et al. May 2001 B1
6228280 Li et al. May 2001 B1
6230069 Campbell et al. May 2001 B1
6236903 Kim et al. May 2001 B1
6237050 Kim et al. May 2001 B1
6238937 Toprac et al. May 2001 B1
6240328 LaLonde et al. May 2001 B1
6240330 Kurtzberg et al. May 2001 B1
6240331 Yun May 2001 B1
6245581 Bonser et al. Jun 2001 B1
6246972 Klimasauskas Jun 2001 B1
6248602 Bode et al. Jun 2001 B1
6249712 Boiquaye Jun 2001 B1
6252412 Talbot et al. Jun 2001 B1
6253366 Mutschler, III Jun 2001 B1
6259160 Lopatin et al. Jul 2001 B1
6263255 Tan et al. Jul 2001 B1
6268270 Scheid et al. Jul 2001 B1
6271670 Caffey Aug 2001 B1
6276989 Campbell et al. Aug 2001 B1
6277014 Chen et al. Aug 2001 B1
6278899 Piche et al. Aug 2001 B1
6280289 Wiswesser et al. Aug 2001 B1
6281127 Shue Aug 2001 B1
6284622 Campbell et al. Sep 2001 B1
6287879 Gonzales et al. Sep 2001 B1
6290572 Hofmann Sep 2001 B1
6291367 Kelkar Sep 2001 B1
6292708 Allen et al. Sep 2001 B1
6298274 Inoue Oct 2001 B1
6298470 Breiner et al. Oct 2001 B1
6303395 Nulman Oct 2001 B1
6304999 Toprac et al. Oct 2001 B1
6307628 Lu et al. Oct 2001 B1
6314379 Hu et al. Nov 2001 B1
6317643 Dmochowski Nov 2001 B1
6320655 Matsushita et al. Nov 2001 B1
6324481 Atchison et al. Nov 2001 B1
6334807 Lebel et al. Jan 2002 B1
6336841 Chang Jan 2002 B1
6339727 Ladd Jan 2002 B1
6340602 Johnson et al. Jan 2002 B1
6345288 Reed et al. Feb 2002 B1
6345315 Mishra Feb 2002 B1
6346426 Toprac et al. Feb 2002 B1
6355559 Havemann et al. Mar 2002 B1
6360133 Campbell et al. Mar 2002 B1
6360184 Jacquez Mar 2002 B1
6363294 Coronel et al. Mar 2002 B1
6366934 Cheng et al. Apr 2002 B1
6368879 Toprac Apr 2002 B1
6368883 Bode et al. Apr 2002 B1
6368884 Goodwin et al. Apr 2002 B1
6379980 Toprac Apr 2002 B1
6381564 Davis et al. Apr 2002 B1
6388253 Su May 2002 B1
6389491 Jacobson et al. May 2002 B1
6391780 Shih et al. May 2002 B1
6395152 Wang May 2002 B1
6397114 Eryurek et al. May 2002 B1
6400162 Mallory et al. Jun 2002 B1
6405096 Toprac et al. Jun 2002 B1
6405144 Toprac et al. Jun 2002 B1
6417014 Lam et al. Jul 2002 B1
6427093 Toprac Jul 2002 B1
6432728 Tai et al. Aug 2002 B1
6435952 Boyd et al. Aug 2002 B1
6438438 Takagi et al. Aug 2002 B1
6440295 Wang Aug 2002 B1
6442496 Pasadyn et al. Aug 2002 B1
6449524 Miller et al. Sep 2002 B1
6455415 Lopatin et al. Sep 2002 B1
6455937 Cunningham Sep 2002 B1
6465263 Coss, Jr. et al. Oct 2002 B1
6470230 Toprac et al. Oct 2002 B1
6479902 Lopatin et al. Nov 2002 B1
6479990 Mednikov et al. Nov 2002 B1
6482660 Conchieri et al. Nov 2002 B1
6484064 Campbell Nov 2002 B1
6486492 Su Nov 2002 B1
6492281 Song et al. Dec 2002 B1
6495452 Shih Dec 2002 B1
6503839 Gonzales et al. Jan 2003 B1
6515368 Lopatin et al. Feb 2003 B1
6517413 Hu et al. Feb 2003 B1
6517414 Tobin et al. Feb 2003 B1
6528409 Lopatin et al. Mar 2003 B1
6529789 Campbell et al. Mar 2003 B1
6532555 Miller et al. Mar 2003 B1
6535783 Miller et al. Mar 2003 B1
6537912 Agarwal Mar 2003 B1
6540591 Pasadyn et al. Apr 2003 B1
6541401 Herner et al. Apr 2003 B1
6546508 Sonderman et al. Apr 2003 B1
6556881 Miller Apr 2003 B1
6560504 Goodwin et al. May 2003 B1
6563308 Nagano et al. May 2003 B1
6567717 Krivokapic et al. May 2003 B1
6580958 Takano Jun 2003 B1
6587744 Stoddard et al. Jul 2003 B1
6588007 Pasadyn et al. Jul 2003 B1
6590179 Tanaka et al. Jul 2003 B1
6604012 Cho et al. Aug 2003 B1
6605549 Leu et al. Aug 2003 B1
6607976 Chen et al. Aug 2003 B1
6609946 Tran Aug 2003 B1
6616513 Osterheld Sep 2003 B1
6618692 Takahashi et al. Sep 2003 B1
6624075 Lopatin et al. Sep 2003 B1
6625497 Fairbairn et al. Sep 2003 B1
6630741 Lopatin et al. Oct 2003 B1
6640151 Somekh et al. Oct 2003 B1
6652355 Wiswesser et al. Nov 2003 B1
6660633 Lopatin et al. Dec 2003 B1
6678570 Pasadyn et al. Jan 2004 B1
6708074 Chi et al. Mar 2004 B1
6708075 Sonderman et al. Mar 2004 B1
6725402 Coss, Jr. et al. Apr 2004 B1
6728587 Goldman et al. Apr 2004 B1
6735492 Conrad et al. May 2004 B1
6751518 Sonderman et al. Jun 2004 B1
6774998 Wright et al. Aug 2004 B1
6842659 Parikh et al. Jan 2005 B1
20010001755 Sandhu et al. May 2001 A1
20010003084 Finarov Jun 2001 A1
20010006873 Moore Jul 2001 A1
20010030366 Nakano et al. Oct 2001 A1
20010039462 Mendez et al. Nov 2001 A1
20010040997 Tsap et al. Nov 2001 A1
20010042690 Talish Nov 2001 A1
20010044667 Nakano et al. Nov 2001 A1
20020032499 Wilson et al Mar 2002 A1
20020058460 Lee et al. May 2002 A1
20020070126 Sato et al. Jun 2002 A1
20020077031 Johansson et al. Jun 2002 A1
20020081951 Boyd et al. Jun 2002 A1
20020089676 Pecen et al. Jul 2002 A1
20020102853 Li et al. Aug 2002 A1
20020107599 Patel et al. Aug 2002 A1
20020107604 Riley et al. Aug 2002 A1
20020113039 Mok et al. Aug 2002 A1
20020127950 Hirose et al. Sep 2002 A1
20020128805 Goldman et al. Sep 2002 A1
20020149359 Crouzen et al. Oct 2002 A1
20020165636 Hasan Nov 2002 A1
20020183986 Stewart et al. Dec 2002 A1
20020185658 Inoue et al. Dec 2002 A1
20020193899 Shanmugasundram et al. Dec 2002 A1
20020197745 Shanmugasundram et al. Dec 2002 A1
20020197934 Paik Dec 2002 A1
20020199082 Shanmugasundram et al. Dec 2002 A1
20030017256 Shimane Jan 2003 A1
20030020909 Adams et al. Jan 2003 A1
20030020928 Ritzdorf et al. Jan 2003 A1
20030154062 Daft et al. Aug 2003 A1
Foreign Referenced Citations (68)
Number Date Country
2050247 Aug 1991 CA
2165847 Aug 1991 CA
2194855 Aug 1991 CA
0 397 924 Nov 1990 EP
0 621 522 Oct 1994 EP
0 747 795 Dec 1996 EP
0 869 652 Oct 1998 EP
0 877 308 Nov 1998 EP
0 881 040 Dec 1998 EP
0 895 145 Feb 1999 EP
0 910 123 Apr 1999 EP
0 932 194 Jul 1999 EP
0 932 195 Jul 1999 EP
1 066 925 Jan 2001 EP
1 067 757 Jan 2001 EP
1 071 128 Jan 2001 EP
1 083 470 Mar 2001 EP
1 092 505 Apr 2001 EP
1072967 Nov 2001 EP
1 182 526 Feb 2002 EP
2 347 885 Sep 2000 GB
2 365 215 Feb 2002 GB
61-66104 Apr 1986 JP
61-171147 Aug 1986 JP
01-283934 Nov 1989 JP
3-202710 Sep 1991 JP
05-151231 Jun 1993 JP
05-216896 Aug 1993 JP
05-266029 Oct 1993 JP
06-110894 Apr 1994 JP
06-176994 Jun 1994 JP
06-184434 Jul 1994 JP
06-252236 Sep 1994 JP
06-260380 Sep 1994 JP
08-50161 Feb 1996 JP
08-149583 Jun 1996 JP
08-304023 Nov 1996 JP
09-34535 Feb 1997 JP
10-173029 Jun 1998 JP
11-67853 Mar 1999 JP
11-126816 May 1999 JP
11-135601 May 1999 JP
2001-76982 Mar 2001 JP
2001-305108 Oct 2001 JP
WO 9534866 Dec 1995 WO
WO 9805066 Feb 1998 WO
WO 9845090 Oct 1998 WO
WO 9909371 Feb 1999 WO
WO 9925520 May 1999 WO
WO 0000874 Jan 2000 WO
WO 0005759 Feb 2000 WO
WO 0035063 Jun 2000 WO
WO 0054325 Sep 2000 WO
WO 0079355 Dec 2000 WO
WO 0111679 Feb 2001 WO
WO 0115865 Mar 2001 WO
WO 0118623 Mar 2001 WO
WO 0125865 Apr 2001 WO
WO 0133277 May 2001 WO
WO 0133501 May 2001 WO
WO 0150206 Jul 2001 WO
WO 0152055 Jul 2001 WO
WO 0157823 Aug 2001 WO
WO 01080306 Oct 2001 WO
WO 0217150 Feb 2002 WO
WO 0231613 Apr 2002 WO
WO 0231613 Apr 2002 WO
WO 0233737 Apr 2002 WO
Related Publications (1)
Number Date Country
20020199082 A1 Dec 2002 US
Provisional Applications (2)
Number Date Country
60365782 Mar 2002 US
60298878 Jun 2001 US