Claims
- 1. A method of fabricating a semiconductor device comprising:
- a step of forming a first interlayer dielectric film layer in a first region on a semiconductor substrate,
- a step of forming first connection holes for exposing the semiconductor substrate in the first interlayer dielectric film layer,
- a step of removing a first oxide film from the exposed surface of the semiconductor substrate,
- a step of forming a first conductive film layer on the exposed surface of the semiconductor substrate and on the first interlayer dielectric film layer,
- a step of forming a second interlayer dielectric film layer on the first conductive film layer,
- a step of forming second connection holes for exposing the first conductive film layer in the second interlayer dielectric film layer,
- a step of removing a native oxide film from the exposed surface of the first conductive film layer, and
- a step of forming a second conductive film layer on the exposed surface of the first conductive film layer and on the second interlayer dielectric film layer without exposing to air,
- wherein the first conductive film layer comprises a barrier metal film, an anti-reflection film and a first aluminum alloy film, the second conductive film layer consists of a refractory metal film from 30 nm to 150 nm thick and a second aluminum alloy film formed on the refractory metal film, and forming of the refractory metal film and forming of the second aluminum alloy film are done continuously without being exposed to atmosphere, and
- wherein the anti-reflection film is formed on the first aluminum alloy film and the first aluminum alloy film is then exposed by the second connection holes,
- further comprising a step of heating the semiconductor substrate for causing the refractory metal film and the second aluminum alloy film to be alloyed, and also causing the refractory metal film to be alloyed with the first conductive film layer in the bottom of the second connection holes.
- 2. A method of fabricating a semiconductor device comprising:
- a step of forming a first interlayer dielectric film layer in a first region on a semiconductor substrate,
- a step of forming first connection holes for exposing the semiconductor substrate in the first interlayer dielectric film layer,
- a step of removing a first oxide film from the exposed surface of the semiconductor substrate,
- a step of forming a first conductive film layer on the exposed surface of the semiconductor substrate and on the first interlayer dielectric film layer,
- a step of forming a second interlayer dielectric film layer on the first conductive film layer,
- a step of forming second connection holes for exposing the first conductive film layer in the second interlayer dielectric film layer,
- a step of removing a native oxide film from the exposed surface of the first conductive film layer, and
- a step of forming a second conductive film layer on the exposed surface of the first conductive film layer and on the second interlayer dielectric film layer without exposing to air,
- wherein the first conductive film layer comprises a barrier metal film, an anti-reflection film and a first aluminum alloy film, the second conductive film layer consists of a refractory metal film from 30 nm to 150 nm thick and a second aluminum alloy film formed on the refractory metal film, and forming of the refractory metal film and forming of the second aluminum alloy film are done continuously without being exposed to atmosphere,
- wherein the anti-reflection film is formed on the first aluminum alloy film and the first aluminum alloy film is then exposed by the second connection holes, and
- wherein the first conductive film layer is thinner in thickness than the second conductive film layer.
- 3. A method of fabricating a semiconductor device comprising:
- a step of forming a first interlayer dielectric film layer in a first region on a semiconductor substrate,
- a step of forming first connection holes for exposing the semiconductor substrate in the first interlayer dielectric film layer,
- a step of removing a first oxide film from the exposed surface of the semiconductor substrate,
- a step of forming a first conductive film layer on the exposed surface of the semiconductor substrate and on the first interlayer dielectric film layer,
- a step of forming a second interlayer dielectric film layer on the first conductive film layer,
- a step of forming second connection holes for exposing the first conductive film layer in the second interlayer dielectric film layer,
- a step of removing a native oxide film from the exposed surface of the first conductive film layer, and
- a step of forming a second conductive film layer on the exposed surface of the first conductive film layer and on the second interlayer dielectric film layer without exposing to air,
- wherein the first conductive film layer comprises a barrier metal film, an anti-reflection film and a first aluminum alloy film, the second conductive film layer consists of a refractory metal film from 30 nm to 150 nm thick and a second aluminum alloy film formed on the refractory metal film, and forming of the refractory metal film and forming of the second aluminum alloy film are done continuously without being exposed to atmosphere,
- wherein the anti-reflection film is formed on the first aluminum alloy film and the first aluminum alloy film is then exposed by the second connection holes, and
- wherein each of the second connection holes has a taper at the upper part and the upper opening size is larger than the lower opening size.
Priority Claims (1)
Number |
Date |
Country |
Kind |
3-018642 |
Feb 1991 |
JPX |
|
Parent Case Info
This application is a continuation of application Ser. No. 08/465,685, filed Jun. 6, 1995, abandoned, which is a division of application Ser. No. 08/369,253, filed Jan. 5, 1995, U.S. Pat. No. 5,459,353, which is a continuation of application Ser. No. 08/116,947, filed Sep. 7, 1993, abandoned, which is a continuation of application Ser. No. 07/834,620, filed Feb. 12, 1992, abandoned.
US Referenced Citations (14)
Foreign Referenced Citations (7)
Number |
Date |
Country |
388563 |
Mar 1989 |
EPX |
430403 |
Aug 1990 |
EPX |
57-208161 |
Dec 1982 |
JPX |
1241149 |
Sep 1989 |
JPX |
1266746 |
Oct 1989 |
JPX |
2-122653 |
May 1990 |
JPX |
2235372 |
Sep 1990 |
JPX |
Non-Patent Literature Citations (8)
Entry |
Y. Lai, et al. 1989 Proc. 6th International IEEE VLSI Multilevel Interconnect Conf. (New York 1989, month unknown) p. 501 (abstract only). "Ti as an Antireflective Coating". |
A. Joshi et al. "Fundamental factors governing improved performance of AI-Si/Ti multilayer metallization". |
J. Vac. Sci. Technol. A 7(3) (May/Jun. 1989) pp. 1497-1503. |
H. Ono, et al, "Development of a Planarized Al-Si Contact Filling Technology" 1990 Proc. 7th International IEEE VLSI Multilevel Interconnect. Conf. (Jun. 1990) (Calif.), pp. 76-82. |
M.M. Farahani "Evaluation of Titanium as a Diffusion Barrier . . . " J. Electrochem. Soc.:Solid State Science and Technol. (Nov. 1987) vol. 134 No. 11 pp. 2835-2845. |
N. Kumar et al., "Thin Solid Films", Oct. 1988, pp. 417-428. |
A.S. Bhansali et al., "Journal of Applied Physics", Aug. 1990, pp. 1043-1049. |
Y. Takata et al., "A Highly Reliable Multiplevel Interconnection Process For 0.6 Im CMOS Devices", IEEE VLSI Multiple Interconnection Conference, Eighth Inernational Proceedings, IEEE Catalog No. 91TH0359-0, pp. 13-19, Jun. 11-12, 1991. |
Divisions (1)
|
Number |
Date |
Country |
Parent |
369253 |
Jan 1995 |
|
Continuations (3)
|
Number |
Date |
Country |
Parent |
465685 |
Jun 1995 |
|
Parent |
116947 |
Sep 1993 |
|
Parent |
834620 |
Feb 1992 |
|