Thin module system and method

Information

  • Patent Grant
  • 7602613
  • Patent Number
    7,602,613
  • Date Filed
    Thursday, January 18, 2007
    17 years ago
  • Date Issued
    Tuesday, October 13, 2009
    14 years ago
Abstract
A flexible circuit has contacts for mounting in a socket or card edge connector. The flexible circuit includes integrated circuit devices mounted on both sides of the edge connector contacts. Preferably, the flexible circuit is wrapped about an edge of a rigid substrate and presents contacts on both sides of the substrate for mounting in a socket. Multiple flexible circuits may be overlaid with the same strategy. The flexible circuit may exhibit one or two or more conductive layers, and may have changes in the layered structure or have split layers.
Description
FIELD

The present invention relates to systems and methods for creating high density circuit modules.


BACKGROUND

A variety of techniques are used to make high density circuit modules. Some techniques require special circuit board designs, while other techniques use conventional circuit boards.


Memory expansion is one of the many fields in which high density circuit board solutions provide space-saving advantages. For example, the well-known DIMM (Dual In-line Memory Module) board has been used for years, in various forms, to provide memory expansion. A typical DIMM includes a conventional PCB (Printed Circuit Board) with memory devices and supporting digital logic devices mounted on both sides. The DIMM is typically mounted in the host computer system by inserting a contact-bearing edge of the DIMM into a card edge connector. Typically, systems that employ DIMMs provide limited space for such devices and most memory expansion boards are somewhat limited in the memory capacity they add to a system.


There are several known methods to improve the limited capacity of a DIMM or other circuit board. Such methods have various cost or performance impacts. Further, many capacity increasing techniques exacerbate profile issues and contribute to thermal management complexities.


In one scheme, small circuit boards (daughter cards) are connected to the DIMM to provide extra mounting space, The additional connection may cause however, flawed signal integrity for the data signals passing from the DIMM to the daughter card. For example, signal traces between devices on the DIMM and devices on the daughter card may at higher speeds add to signal dispersion while added connectors are a considerable reliability issue. Other problems may arise from the connector that attaches the daughter card to the DIMM. Such flaws may cause reflections and compromise the quality of signaling waveforms and reduce the maximum speed at which the devices may operate.


Another scheme to increase circuit board capacity is multiple die packages (MDP). This scheme increases the capacity of the memory devices on the DIMM by including multiple semiconductor die in a single device package. The additional heat generated by the multiple die typically requires, however, additional cooling capabilities to operate at maximum operating speed. Further, the MDP scheme may exhibit increased costs because of increased yield loss from packaging together multiple die that are not fully pre-tested.


Yet another strategy to increase circuit board capacity is stacked packages. This scheme increases capacity by stacking packaged integrated circuits to create a high-density circuit module for mounting on the circuit board. In some techniques, flexible conductors are used to selectively interconnect packaged integrated circuits. Staktek Group L.P. has developed numerous systems for aggregating CSP (chipscale packaged) devices in space saving topologies. The increased component height of some stacking techniques may alter, however, system requirements such as, for example, required cooling airflow or the minimum spacing around a circuit board on its host system.


Typically, the known methods raise thermal management issues. For example, when a conventional FBGA packaged DRAM is mounted on a DIMM, the primary thermal path is through the balls into the core of a multilayer DIMM. When, for example, a stack of devices is employed on a DIMM, the top device gets hotter when it is active versus when the lower device is active, thus stacking methods in DIMM applications may present thermal constraints.


What is needed therefore are methods and structures for providing high capacity circuit boards in thermally efficient, reliable designs that perform well at higher frequencies but are not too large, yet can be made at reasonable cost with commonly available and readily managed materials.


SUMMARY

A flexible circuit has contacts for mounting in a socket or card edge connector. Preferred embodiments of the present invention can be used to provide an increased surface area circuit board module.


In one preferred embodiments a flexible circuit is populated on both sides with integrated circuits and wrapped about an edge of a rigid substrate. The flexible circuit presents contacts for mounting the assembly in a socket. Multiple flex circuits may be overlaid with the same scheme. The flex circuit may aligned using tooling holes in the flex circuit and substrate. The flexible circuit may exhibit one or two or more conductive layers, and may have changes in the layered structure or have split layers.


In another preferred embodiment, the invention provides a method of assembling a circuit module including mounting ICs on both sides of a flexible circuit having contacts, providing a rigid substrate, and wrapping the flexible circuit around the substrate to present contacts near the edge of the substrate for insertion into an expansion board slot.





BRIEF DESCRIPTION OF THE DRAWINGS


FIG. 1 depicts a contact-bearing first side of a flex circuit devised in accordance with a preferred embodiment of the present invention.



FIG. 2 depicts the second side of the flex circuit of FIG. 1.



FIG. 3 depicts a cross-sectional view of a module assembly devised in accordance with a preferred embodiment of the present invention.



FIG. 4 is an enlarged view of the area marked “A” in FIG. 3.



FIG. 5 is a plan view depicting one side of a module assembly devised in accordance with a preferred embodiment of the present invention.



FIG. 6 is an enlarged view of a portion of one preferred embodiment.



FIG. 7 depicts a cutout portion of a flex circuit and substrate according to one preferred, embodiment.



FIG. 8 depicts another embodiment of the present invention having a clip.



FIG. 9 depicts another embodiment having a thinned portion of substrate.



FIG. 10 is a cross-sectional view of another preferred embodiment of the present invention.



FIG. 11 depicts another preferred embodiment having an extended substrate.



FIG. 12 depicts alternate preferred embodiment having additional layers of ICs.



FIG. 13 depicts another embodiment having flex portions wrapped around opposing edges of a substrate.



FIG. 14 depicts yet another embodiment having a flex portion wrapped around opposing edges of a substrate.



FIG. 15 is a cross-sectional view of another embodiment of the present invention.



FIG. 16 depicts an alternative embodiment of the present invention.



FIG. 17 depicts an alternative embodiment of the present invention having CSPs on the external side of a flex circuit.



FIG. 18 depicts an alternative embodiment of the present invention having CSPs mounted between a flex circuit and substrate.



FIG. 19 depicts an alternative embodiment of the present invention in which the flex circuit transits over an end of the substrate opposite the edge connector contacts.



FIG. 20 is a preferred embodiment of the present invention similar to that depicted in earlier FIG. 11.



FIG. 21 depicts an alternative embodiment of the present invention in which a connector provides selective interconnective facility between parts of the flex circuit on opposite lateral sides of the substrate.



FIG. 22 depicts details from the area marked “A” in FIG. 21.



FIG. 23 is an elevation view of an embodiment of an alternative circuit module.



FIG. 24 is a cross-sectional view of the embodiment of FIG. 23.



FIG. 25 is an elevation view of another embodiment of the alternative circuit module of FIG. 23.



FIG. 26 is a cross-sectional view of the embodiment of FIG. 25.



FIG. 27 is an elevation view of yet another alternative circuit module.



FIG. 28 is a cross-sectional view of the alternative circuit module of FIG. 27.





DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS


FIGS. 1 and 2 depict opposing sides 8 and 9 of a preferred flex circuit 12 (“flex”, “flex circuitry”, “flexible circuit”) used in constructing a preferred embodiment of the present invention. Flex circuit 12 is preferably made from conductive layers supported by one or more flexible substrate layers as further described with reference to later Figures. The construction of flex circuitry is known in the art. The entirety of the flex circuit 12 may be flexible or, as those of skill in the art will recognize, the flexible circuit structure 12 may be made flexible in certain areas to allow conformability to required shapes or bends, and rigid in other areas to provide rigid and planar mounting surfaces. Preferred flex circuit 12 has openings 17 for use in aligning flex circuit 12 to substrate 14 during assembly.


ICs 18 on flexible circuit 12 are, in this embodiment, chip-scale packaged memory devices. For purposes of this disclosure, the term chip-scale or “CSP” shall refer to integrated circuitry of any function with an array package providing connection to one or more die through contacts (often embodied as “bumps” or “balls” for example) distributed across a major surface of the package or die. CSP does not refer to leaded devices that provide connection to an integrated circuit within the package through leads emergent from at least one side of the periphery of the package such as, for example, a TSOP.


Embodiments of the present invention may be employed with leaded or CSP devices or other devices in both packaged and unpackaged forms but where the term CSP is used, the above definition for CSP should be adopted. Consequently, although CSP excludes leaded devices, references to CSP are to be broadly construed to include the large variety of array devices (and not to be limited to memory only) and whether die-sized or other size such as BGA and micro BGA as well as flip-chip. As those of skill will understand after appreciating this disclosure, some embodiments of the present invention may be devised to employ stacks of ICs each disposed where an IC 18 is indicated in the exemplar FIGS.


Multiple integrated circuit die may be included in a package depicted a single IC 18. While in this embodiment memory ICs are used to provide a memory expansion board, this is not limiting and various embodiments may include a variety of integrated circuits and other components. Such variety may include microprocessors, FPGA's, RF transceiver circuitry, digital logic, as a list of non-limiting examples, or other circuits or systems which may benefit from a high-density circuit board capability. Circuit 19 depicted between a pair of ICs 18 may be a memory buffer or controller.



FIG. 1 depicts a top or outer side 8 of flex circuit 12 having ICs 18 mounted in two rows ICR1 and ICR2. Contact arrays are disposed beneath ICs 18 and circuit 19 to provide conductive pads for interconnection to the ICs. An exemplar contact array 11A is shown as is exemplar IC 18 to be mounted at contact array 11A as depicted. The contact arrays 11A that correspond to an IC row (e.g., ICR1) may be considered a contact array set. Between the rows ICR1 and ICR2 of ICs 18, flex circuit 12 has two rows (CR1 and CR2) of module contacts 20. When flex circuit 12 is folded as depicted in later FIGS. 3 and 4, side 8 depicted in FIG. 1 is presented at the outside of module 10. The opposing side 9 of flex circuit 12 (FIG. 2) is on the inside in the folded configurations of FIGS. 3 and 4. The depiction of FIG. 1 shows two pluralities of ICs 18 along side 8 of flex circuit 12, the pluralities or sets of ICs being referenced in FIG. 1 as ICR1 and ICR2. Other embodiments may have other numbers of rows and there may be only one such row. FIG. 2 depicts another two pluralities of ICs 18 along side 9 of flex circuit 12 referenced as ICR3 and ICR4. Various discrete components such as termination resistors, bypass capacitors, and bias resistors may also be mounted on each of sides 8 and 9 of flex 12. Such discrete components are not shown to simplify the drawing. Flex circuit 12 may also depicted with reference to its perimeter edges, two of which are typically long (PElong1 and PElong2) and two of which are typically shorter (PEshort1 and PEshort2) Other embodiments may employ flex circuits 12 that are not rectangular in shape and may be square in which case the perimeter edges would be of equal size or other convenient shape to adapt to manufacturing particulars. However, rectangular shapes for flex circuit 12 assist in providing a low profile for a preferred module devised with use of flex circuit 12.



FIG. 1 depicts exemplar conductive traces 21 connecting rows CR1 and CR2 of module contacts 20 to ICs 18. Only a few exemplar traces are shown to simplify the drawing. Traces 21 may also connect to vias that may transit to other conductive layers of flex 12 in certain embodiments having more than one conductive layer. Shown is a via 23 connecting a signal trace 23 from circuit 19 to a trace 25 disposed on another conductive layer of flex 12 as illustrated by the dotted line of trace 25. In a preferred embodiment, vias connect ICs 18 on side 9 of flex 12 (FIG. 2) to module contacts 20. Traces 21 and 25 may make other connections between the ICs on either side of flex 12 and may traverse the rows of module contacts 20 to interconnect ICs. Together the various traces and vias make interconnections needed to convey data and control signals to the various ICs. Those of skill will understand that the present invention may be implemented with only a single row of module contacts 20 and may, in other embodiments be implemented as a module bearing ICs on only one side.



FIG. 3 is a cross section view of a module assembly 10 devised in accordance with a preferred embodiment of the present invention. Module assembly 10 is populated with ICs 18 having top surfaces 18T and bottom surfaces 18B. Substrate 14 has a first and a second perimeter edges 16A and 16B appearing in the depiction of FIG. 3 as ends. Substrate 14 typically has first and second lateral sides S1 and S2. Flex 12 is wrapped about perimeter edge 16A of substrate 14, which in the depicted embodiment, provides the basic shape of a common DIMM board form factor such as that defined by JEDEC standard MO-256. Preferably, at least a portion 24 of the pocket of flex 12 formed by the wrapping about the substrate is laminated or otherwise connected to substrate 14 on both sides of substrate 14. Portion 24 may vary in length depending on factors such as, for example, the height of ICs 18, the thickness of substrate 14, the length of module contacts 20, and the size and design of the card edge connector or socket into which module assembly 10 is adapted to be mounted. Above portion 24 is depicted flex level transition 26 of flex circuit 12. The space between flex level transition 26 and substrate 14 may be filled with a conformal or heat conductive underfill, or may be left unfilled. Flex level transition 26 is a bend formed in a manner devised to allow flex circuit 12 to provide conductive connection from a plane at the level of flex circuit portion 24 to a plane at the level of flex circuit portion 28. The offset between the two planes is, in this embodiment, the height of a single IC 18 added to that of adhesive 30 (FIG. 6). Adhesive 30 in a preferred embodiment is a thermally conductive material to take advantage of the heat dissipation characteristics that may be provided by use of an appropriately selected substrate 14 comprised, for example, of a metal such as aluminum.


The inner pair of the four depicted ICs 18 are preferably attached to substrate 14 with a heat conductive adhesive 30. While in this embodiment, the four depicted ICs are attached to flex circuit 12 in opposing pairs, this is not limiting and more ICs may be connected in other arrangements such as, for example, staggered or offset arrangements. Further, while only CSP packaged ICs are shown, other ICs and components may be attached. In a preferred embodiment, ICs 18 will be memory CSPs and various discrete components such as, for example, resistors and capacitors will also be mounted on flex circuit portion 28. To simplify the drawing, the discrete components are not shown. Further, ICs and other components may be mounted to flex circuit portion 24.


In this embodiment, flex circuit 12 has module contacts 20 positioned in a manner devised to fit in a circuit board card edge connector or socket and connect to corresponding contacts in the connector (not shown). While module contacts 20 are shown protruding from the surface of flex circuit 12, this is not limiting and other embodiments may have flush contacts or contacts below the surface level of flex 12. Substrate 14 supports module contacts 20 from behind flex circuit 12 in a manner devised to provide the mechanical form required for insertion into a socket. While the depicted substrate 14 has uniform thickness, this is not limiting and in other embodiments the thickness or surface of substrate 14 in the vicinity of perimeter edge 16A may differ from that in the vicinity of perimeter edge 16B. Non-limiting examples of such possible variations are found in FIGS. 9 and 10. Substrate 14 in the depicted embodiment is preferably made of a metal such as aluminum or copper, as non-limiting examples, or where thermal management is less of an issue, materials such as FR4 (flame retardant type 4) epoxy laminate, PTFE (poly-tetra-fluoro-ethylene) or plastic. In another embodiment, advantageous features from multiple technologies may be combined with use of FR4 having a layer of copper on both sides to provide a substrate 14 devised from familiar materials which may provide heat conduction or a ground plane.


One advantageous methodology for efficiently assembling a circuit module 10 such as described and depicted herein is as follows. In a preferred method of assembling a preferred module assembly 10, flex circuit 12 is placed flat and both sides populated according to circuit board assembly techniques known in the art. Flex circuit 12 is then folded about end 16A of substrate 14. Next, tooling holes 17 may be used to align flex 12 to substrate 14. Flex 12 may be laminated or otherwise attached to substrate 14 at portions 24. Further, top surfaces 18T of ICs 18 may be attached to substrate 14 in a manner devised to provide mechanical integrity or thermal conduction.



FIG. 4 is an enlarged view of the area marked ‘A’ in FIG. 3. Edge 16A of substrate 14 is shaped like a male side edge of an edge card connector. While a particular oval-like configuration is shown, edge 16A may take on other shapes devised to mate with various connectors or sockets. The form and function of various edge card connectors are well know in the art. Flex 12 is wrapped around edge 16A of substrate 14 and may be laminated or adhesively connected to substrate 14 with adhesive 30. The depicted adhesive 30 and flex 12 may vary in thickness and are not drawn to scale to simplify the drawing. The depicted substrate 14 has a thickness such that when assembled with the flex 12 and adhesive 30 the thickness measured between module contacts 20 falls in the range specified for the mating connector. In some other embodiments, flex circuit 12 may be wrapped about perimeter edge 16B or both perimeter edges 16A and 16B of substrate 14.



FIG. 5 depicts a plan view of module assembly 10 devised in accordance with a preferred embodiment of the present invention. Those of skill will recognize that module assembly 10 may replace more traditional DIMMs employed in a large variety of systems. Module assembly 10 has flex circuit 12 wrapped about an edge 16 of substrate 14. ICs 18 are mounted to flex circuit 12 along the depicted side as described with reference to earlier FIGS. Module contacts 20 are presented near edge 22 of module assembly 10 for connection to a card edge connector or socket.



FIG. 6 is an enlarged view of a portion of one preferred embodiment showing lower IC 181 and upper IC 182. Flex 12 has flex level transition 26 bending from flex circuit portion 24 to flex circuit portion 28. Flex level transition 26 has, in this embodiment, a flexible base layer 62 and a conductive layer 66. In this embodiment, conductive layer 66 contains conductive traces connecting module contacts 20 on flex portion 24 to BGA contacts 63 on ICs 181 and 182. Flex portion 24 has two layers, but this is not limiting and other embodiments may have other numbers of layers. The number of layers may be devised in a manner to achieve the bend radius required to bend around edge 16A (FIG. 4) or 16B, for example. The number of layers in any particular portion of flex circuit 12 may also be devised to achieve the necessary connection density given a particular minimum trace width associated with the flex circuit technology used.


In this embodiment, there are three layers at flex portion 28 between the two depicted ICs 181 and 182. Conductive layers 64 and 66 express conductive traces that connect to the ICs and may further connect to other discrete components (not shown). Preferably, the conductive layers are metal such as, for example, copper or alloy 110. Vias such as the exemplar vias 23 connect the two conductive layers 64 and 66 and enable connection between conductive layer 64 and module contacts 20. In this preferred embodiment having a three-layer flex portion 28, the two conductive layers 64 and 66 may be devised in a manner so that one of them has substantial area employed as a ground plane. The other layer may employ substantial area as a voltage reference plane. The use of plural conductive layers provides advantages and the creation of a distributed capacitance intended to reduce noise or bounce effects that can, particularly at higher frequencies, degrade signal integrity, as those of skill in the art will recognize. If more than two conductive layers are employed, additional conductive layers may be added with insulating layers separating conductive layers. Flex circuit portions 28 and 24 may in some embodiments be rigid portions (rigid-flex). Construction of rigid-flex circuitry is known in the art.


With the construction of an embodiment such as that shown in FIG. 6, thermal energy will be urged to move from IC 181 into substrate 14 as exemplified by thermal vector T1 and from IC 181 into IC 182 when IC 181 is active. Thus, IC 182 assists in cooling IC 181, consequently providing improved thermal dissipation as the heat traveling from IC 181 travels more readily through flex circuit 12 and the contacts 63 than through less thermally conductive materials such as PCB materials. Further, flex circuit 12 may be particularly devised to operate as a heat spreader or sink adding to the thermal conduction out of ICs 181 and 182.



FIG. 7 depicts a cutout portion of a flex circuit 12 and substrate 14 according to one preferred embodiment. Flex 12 has openings 17 for use in aligning flex 12 to substrate 14 during assembly. Such alignment may be accomplished by inserting a tooling piece along the path depicted by dotted line 76 through opening 17 on flex 12 and through corresponding opening 17 on substrate 14. Multiple openings 17 which may function as tooling holes may appear in various places. Further, the alignment between flex circuit 12 and substrate 14 may also be implemented, for example, with an opening and protrusion combination such as a slot and tab arrangement or a hole and pin arrangement, for example. Those of skill will be able to readily adapt the teachings of this disclosure to devise corresponding opening and protrusion arrangements for alignment of flex and substrate in accordance with the present invention.


Depicted are indents 72 which may be required by certain card edge connectors. Similar indents will typically appear along edge 16 (FIG. 5) of substrate 14 and may require corresponding holes or indents in flex circuit 12 to match mechanical features on certain card edge connectors.



FIG. 8 depicts another embodiment having a clip. In this embodiment, clip 82 is depicted clipped around ICs 18. Clip 82 is preferably made of metal or other heat conducting material. Preferably, clip 82 has trough 84 devised to mate with the end of substrate 14. The attachment may further be accomplished with adhesive between clip 82 and substrate 14 or ICs 18.



FIG. 9 depicts another embodiment having a thinned portion of substrate 14. In this embodiment, substrate 14 has a first thickness 1 toward edge 16A devised to provide support for an edge and surrounding area of module assembly 10 as may be needed for connection to a card edge connector. Above the portion of substrate 14 with thickness 1 is a portion 92 having thickness 2. The narrower width of portion 92 is devised to narrow the total width of module assembly 10 and may provide for enhanced cooling airflow or more dense spacing of module assemblies 10 in their operating environment.



FIG. 10 is a cross-sectional view of another preferred embodiment. The depiction is facing down. Substrate 14 is selectively thinned at portion 102 under device 104. Depicted device 104 has an exposed die 106 mounted on a substrate. Other embodiments may have otherwise packaged or mounted integrated circuits or other devices with heights greater than the typical IC 18. ICs 18 are in preferred embodiments memory CSPs all having similar heights. In this embodiment, device 104 is taller than the other ICs 18 populating the flex 12. Thinned portion 102 of substrate 14 underneath device 104 accommodates the extra height so that flex 12 remains planer and the upper surface of device 104 contacts substrate 14. Substrate 14 may be manufactured for this or other similar embodiments with a variety of method such as, for example, by being milled with a CNC (computer numerical controlled) machine, or being extruded, for example. This and similar embodiments may be employed to advantage to provide advantageous heat performance when device 104 is a FB-DIMM advanced memory buffer (AMB). Device 104 is preferably attached to substrate 14 with heat conductive adhesive.



FIG. 11 depicts another embodiment having an extended substrate 14. Depicted extension 112 of substrate 14 extends beyond the top of flex 12. Extension 112 is shaped to provide additional surface area for convective cooling. Such shape may be achieved by methods such as, for example, milling or extrusion, which are both known in the art. Preferably, extruded aluminum is used for substrate 14 in this and similar embodiments.



FIG. 12 depicts another embodiment of the invention having additional layers of ICs 18. In this embodiment, four flex level transitions 26 connect to four mounting portions 28. Each mounting portion 28 has ICs 18 on both sides. Flex circuitry 12 may be provided in this configuration by, for example, having a split flex with layers interconnected with vias at portion 24 of flex 12. Further, two flex circuits may be used and interconnected by pad to pad contacts or inter-flex contacts.



FIG. 13 depicts another embodiment having flex portions wrapped around opposing edges of substrate 14. Flex circuit 12 has connecting portion 132 wrapped around form portion 134 of substrate 14. Form portion 134 is a type of perimeter edge 16B shaped to provide a larger surface for transit of the flex circuit. In a preferred methodology for assembling this embodiment, the depicted ICs 18 are first mounted to flex circuit 12. Flex portion 26 associated with IC 18a is placed in position relative to the substrate. Flex circuit 12 is then wrapped around edge 16 of substrate 14 a first time. Appropriate adhesive lamination or other techniques are used to attach flex 12 and ICs 18a and 18b to substrate 14. Connecting portion 132 of flex circuit 12 is wrapped around form portion 134. Adhesive may be used to make back-to-back connections between the depicted ICs 18. Lamination or other adhesive or bonding techniques may be used to attach the two layers of flex 12 to each other at flex portions 24. Further, the two layers of flex circuitry 12 wrapped around edge 16A may interconnected with by pad to pad contacts or inter-flex contacts. Flex 12 is wrapped again around edge 16A, putting IC 18c into position. IC 18d is positioned back-to-back with IC 18e and attached.



FIG. 14 depicts another embodiment having a flex portion wrapped around opposing edges of substrate 14. Flex circuit 12 has connecting portion 132 wrapped around form portion 134 of substrate 14. Connecting portion 132 preferably has more than one conductive layer, and may have three or four or more conductive layers. Such layers may be beneficial to route signals for applications such as, for example, a FB-DIMM (fully-buffered DIMM) which may have less DIMM input/output signals than a registered DIMM, but may have more interconnect traces required among devices on the DIMM, such as, for example, the C/A copy A and C/A copy B (command/address) signals produced by an FB-DIMM advanced memory buffer (AMB). Flex 12 terminates at end 136, which may be at the level of flex portion 28 or may extend to the level of portion 24 and be attached to substrate 14. While two sets of module contacts 20 are shown, other embodiments may have only one set and may not have flex 12 wrapped around edge 16A of substrate 14.



FIG. 15 depicts a cross-sectional view of another alternative embodiment of the present invention. Flex circuit 12 exhibits contacts 20 proximal to opposing edges 192. Connecting portion 132 of flex circuit 12 is wrapped about form portion 134 of substrate 14. Contacts 20 are, in this embodiment, arranged proximal to opposite edges 192 of flex circuit 12. In a preferred methodology for assembling this embodiment, the depicted ICs 18 are first mounted to flex circuit 12. Flex circuit 12 is wrapped about form portion 134 of substrate 14 and preferably aligned to substrate 14 with tooling holes. Portion 24 of flex circuit 12 is preferably laminated to substrate 14.



FIG. 16 depicts an alternative embodiment of the present invention.



FIG. 17 depicts an alternative embodiment of the present invention having CSPs on the external side of a flex circuit.



FIG. 18 depicts an alternative embodiment of the present invention having CSPs mounted between a flex circuit and substrate.



FIG. 19 depicts an alternative embodiment of the present invention in which the flex circuit transits over an end of the substrate opposite the module contacts.



FIG. 20 is a preferred embodiment of the present invention similar to that depicted in earlier FIG. 11.



FIGS. 21 and 22 depict an alternative embodiment of the present invention that employs a connector 200 to provide selective interconnection between portions 202A and 202B of flex circuit 12 associated respectively with lateral sides S1 and S2 of substrate 14. The depicted connector 200 has first part 200B and 200A that interconnect in cavity 204 of flex circuit 12. One example of connector 200 is a 500024/50027 Molex connector but a variety of different connectors may be employed in embodiments of the invention. The depicted connector 200 is disposed in substrate cavity and typically will have a first part 200A and a second part 200B.



FIGS. 23 and 24 depict an alternative circuit module. In the embodiment shown in FIGS. 23 and 24 flex circuit 12 is a rigid flex. FIG. 23 is an elevation view. FIG. 24 is a cross-sectional view. As shown, flex circuit 12 has two rigid portions 13 connected by a bend 31 at the flexible region. Imposing bend 31 in flex circuit 12 creates an open-ended pocket 32 into which may be at least partially inserted a support or substrate 14 as shown in earlier FIGS. and/or a heat spreader such as heat spreader 152 shown in FIG. 24.


Both rigid portions 13 of flex circuit 12 have ICs 18 mounted on opposing sides. Heat spreader 152 shown between rows of ICs 18, may be attached to the upper major surface of one or both of the depicted ICs 18. Heat spreader 152 is preferably copper or other heat conductive metal or metal alloy. Contacts 20 are presented along the sides of rigid portion 13 proximal to edge 16. Contacts 20 and edge 16 are sized and arranged for insertion into a card edge connector or socket.



FIGS. 25 and 26 depict another alternative circuit module. FIG. 27 is an elevation view. FIG. 28 is a cross-sectional view. In this embodiment, substrate 14 is a circuit board preferably made of FR4 having etched copper layers. ICs 18 are mounted along substrate 14. Additional ICs 18 are mounted along flex circuit 12. Flex circuit 12 if folded over the top edge of substrate 12 to interconnect ICs 18 on flex circuit 12. The depicted adjacent ICs in FIG. 26 may be attached adhesively back-to-back and may be provided with a heat spreader 152 (FIG. 24) between them. Flex level transitions 26 bend from flex portion 28 to flex portion 24. Flex portion 24, in this embodiment, has contacts for electrical connection to substrate 14. Substrate 14 has contacts 20 for connection to a card edge connector or socket.



FIGS. 27 and 28 depict another alternative circuit module. FIG. 28 is an elevation view. FIG. 26 is a cross-sectional view. Flex circuit 12 is bent lengthwise about substrate 14 at bend 204. At bend 202, flex circuit 12 is bent back over heat spreader 152. Preferably, the upper major surfaces of the ICs 18 adjacent to substrate 14 are attached to substrate 14. Flex level transitions 26A and 26B bend to align portion 24 of flex circuit 12 for attachment to substrate 14. Flex transition 26A passes through slot 121 formed in substrate 14. In this alternative embodiment, substrate 14 is shaped in a manner devised to center contacts 20 in the cross-section. Some contacts 20 are depicted on substrate 14. In this embodiment, substrate 14 is preferably a circuit board made of FR4. Portions 24 of flex circuit 12 may have contact pads for electrical connection to corresponding contact pads on substrate 14. In other embodiments, flex circuit 12 may be folded about the edge of substrate 14 or contacts 20 may appear on only one side of module 10.


Although the present invention has been described in detail, it will be apparent to those skilled in the art that many embodiments taking a variety of specific forms and reflecting changes, substitutions and alterations can be made without departing from the spirit and scope of the invention. The described embodiments illustrate the scope of the claims but do not restrict the scope of the claims.

Claims
  • 1. A populated flexible circuit comprising: a flexible circuit having a first major side and a second major side, the flexible circuit exhibiting along the first major side, first-side first and second sets of contact site arrays between which is located a row of connector contacts, the second major side of the flexible circuit exhibiting second-side first and second sets of contact site arrays which correspond to the first-side first and second sets of contact site arrays, each of the first-side and second-side first and second sets of contact site arrays comprising at least two surface mount arrays, the flexible circuit providing connections between the at least two surface mount arrays of each of the first-side first and second sets of contact site arrays and the at least two surface mount arrays of each of the second-side first and second sets of contact site arrays;a plurality of CSPs that populate the at least two surface mount arrays of each of the first-side first and second sets of contact site arrays and the at least two surface mount arrays of each of the second-side first and second sets of contact site arrays; anda support structure about which the flexible circuit transits through a bend such that the second-side first and second sets of contact site arrays face the support structure.
CROSS REFERENCE TO RELATED APPLICATIONS

This application is a divisional of U.S. patent application Ser. No. 10/934,027 filed Sep. 3, 2004, pending, which is hereby incorporated by reference.

US Referenced Citations (334)
Number Name Date Kind
3372310 Kantor Mar 1968 A
3436604 Hyttin Apr 1969 A
3582865 Franck et al. Jun 1971 A
3654394 Gordon Apr 1972 A
3704455 Scarbrough Nov 1972 A
3718842 Abbott, III et al. Feb 1973 A
3727064 Bottini Apr 1973 A
3746934 Stein Jul 1973 A
3766439 Isaacson Oct 1973 A
3772776 Weisenburger Nov 1973 A
4169642 Mouissie Oct 1979 A
4288841 Gogal Sep 1981 A
4342069 Link Jul 1982 A
4429349 Zachry Jan 1984 A
4437235 McIver Mar 1984 A
4495546 Nakamura Jan 1985 A
4513368 Houseman Apr 1985 A
4547834 Dumont et al. Oct 1985 A
4567543 Miniet Jan 1986 A
4587596 Bunnell May 1986 A
4645944 Uya Feb 1987 A
4656605 Clayton Apr 1987 A
4672421 Lin Jun 1987 A
4682207 Akasaki et al. Jul 1987 A
4696525 Coller et al. Sep 1987 A
4709300 Landis Nov 1987 A
4724611 Hagihara Feb 1988 A
4727513 Clayton Feb 1988 A
4733461 Nakano Mar 1988 A
4739589 Brehm et al. Apr 1988 A
4763188 Johnson Aug 1988 A
4771366 Blake et al. Sep 1988 A
4821007 Fields et al. Apr 1989 A
4823234 Konishi et al. Apr 1989 A
4833568 Berhold May 1989 A
4850892 Clayton et al. Jul 1989 A
4862249 Carlson Aug 1989 A
4911643 Perry et al. Mar 1990 A
4953060 Lauffer et al. Aug 1990 A
4956694 Eide Sep 1990 A
4972580 Nakamura Nov 1990 A
4982265 Watanabe et al. Jan 1991 A
4983533 Go Jan 1991 A
4985703 Kaneyama Jan 1991 A
4992849 Corbett et al. Feb 1991 A
4992850 Corbett et al. Feb 1991 A
5014115 Moser May 1991 A
5014161 Lee et al. May 1991 A
5016138 Woodman May 1991 A
5025306 Johnson et al. Jun 1991 A
5034350 Marchisi Jul 1991 A
5041015 Travis Aug 1991 A
5053853 Haj-Ali-Ahmadi et al. Oct 1991 A
5065277 Davidson Nov 1991 A
5099393 Bentlage et al. Mar 1992 A
5104820 Go et al. Apr 1992 A
5109318 Funari et al. Apr 1992 A
5117282 Salatino May 1992 A
5119269 Nakayama Jun 1992 A
5138430 Gow, 3rd et al. Aug 1992 A
5138434 Wood et al. Aug 1992 A
5140405 King et al. Aug 1992 A
5159535 Desai et al. Oct 1992 A
5173840 Kodai et al. Dec 1992 A
5191404 Wu et al. Mar 1993 A
5208729 Cipolla et al. May 1993 A
5214845 King et al. Jun 1993 A
5219377 Poradish Jun 1993 A
5222014 Lin Jun 1993 A
5224023 Smith et al. Jun 1993 A
5229916 Frankeny et al. Jul 1993 A
5229917 Harris et al. Jul 1993 A
5239198 Lin et al. Aug 1993 A
5241454 Ameen et al. Aug 1993 A
5241456 Marcinkiewicz et al. Aug 1993 A
5247423 Lin et al. Sep 1993 A
5252857 Kane et al. Oct 1993 A
5259770 Bates et al. Nov 1993 A
5261068 Gaskins et al. Nov 1993 A
5268815 Cipolla et al. Dec 1993 A
5276418 Klosowiak et al. Jan 1994 A
5281852 Normington Jan 1994 A
5285398 Janik Feb 1994 A
5289062 Wyland Feb 1994 A
5309986 Itoh May 1994 A
5313097 Haj-Ali-Ahmadi et al. May 1994 A
5347428 Carson et al. Sep 1994 A
5362656 McMahon Nov 1994 A
5375041 McMahon Dec 1994 A
5386341 Olson et al. Jan 1995 A
5394300 Yoshimura Feb 1995 A
5397916 Normington Mar 1995 A
5400003 Kledzik Mar 1995 A
5428190 Stopperan Jun 1995 A
5438224 Papageorge et al. Aug 1995 A
5448511 Paurus et al. Sep 1995 A
5477082 Buckley, III et al. Dec 1995 A
5491612 Nicewarner, Jr. et al. Feb 1996 A
5502333 Bertin et al. Mar 1996 A
5523619 McAllister et al. Jun 1996 A
5523695 Lin Jun 1996 A
5541812 Burns Jul 1996 A
5572065 Burns Nov 1996 A
5600178 Russell Feb 1997 A
5612570 Eide et al. Mar 1997 A
5631193 Burns May 1997 A
5642055 Difrancesco Jun 1997 A
5644161 Burns Jul 1997 A
5646446 Nicewarner et al. Jul 1997 A
5654877 Burns Aug 1997 A
5661339 Clayton Aug 1997 A
5686730 Laudon et al. Nov 1997 A
5688606 Mahulikar et al. Nov 1997 A
5708297 Clayton Jan 1998 A
5714802 Cloud et al. Feb 1998 A
5717556 Yanagida Feb 1998 A
5729894 Rostoker et al. Mar 1998 A
5731633 Clayton Mar 1998 A
5744862 Ishii Apr 1998 A
5751553 Clayton May 1998 A
5754409 Smith May 1998 A
5764497 Mizumo Jun 1998 A
5776797 Nicewarner, Jr. et al. Jul 1998 A
5789815 Tessier et al. Aug 1998 A
5790447 Laudon et al. Aug 1998 A
5802395 Connolly et al. Sep 1998 A
5805422 Otake et al. Sep 1998 A
5828125 Burns Oct 1998 A
5835988 Ishii Nov 1998 A
5869353 Levy et al. Feb 1999 A
5899705 Akram May 1999 A
5917709 Johnson et al. Jun 1999 A
5925934 Lim Jul 1999 A
5926369 Ingraham et al. Jul 1999 A
5949657 Karabatsos Sep 1999 A
5953214 Dranchak et al. Sep 1999 A
5953215 Karabatsos Sep 1999 A
5959839 Gates Sep 1999 A
5963427 Bolleson Oct 1999 A
5973395 Suzuki et al. Oct 1999 A
5995370 Nakamori Nov 1999 A
6002167 Hatano et al. Dec 1999 A
6002589 Perino et al. Dec 1999 A
6008538 Akram et al. Dec 1999 A
6014316 Eide Jan 2000 A
6021048 Smith Feb 2000 A
6025992 Dodge et al. Feb 2000 A
6028352 Eide Feb 2000 A
6028365 Akram et al. Feb 2000 A
6034878 Osaka et al. Mar 2000 A
6038132 Tokunaga et al. Mar 2000 A
6040624 Chambers et al. Mar 2000 A
6049975 Clayton Apr 2000 A
6060339 Akram et al. May 2000 A
6072233 Corisis et al. Jun 2000 A
6078515 Nielsen et al. Jun 2000 A
6084294 Tomita Jul 2000 A
6091145 Clayton Jul 2000 A
6097087 Farnworth et al. Aug 2000 A
6111757 Dell et al. Aug 2000 A
6121676 Solberg Sep 2000 A
RE36916 Moshayedi Oct 2000 E
6157541 Hacke Dec 2000 A
6172874 Bartilson Jan 2001 B1
6178093 Bhatt et al. Jan 2001 B1
6180881 Isaak Jan 2001 B1
6187652 Chou et al. Feb 2001 B1
6205654 Burns Mar 2001 B1
6208521 Nakatsuka Mar 2001 B1
6208546 Ikeda Mar 2001 B1
6214641 Akram Apr 2001 B1
6215181 Akram et al. Apr 2001 B1
6215687 Sugano et al. Apr 2001 B1
6222737 Ross Apr 2001 B1
6222739 Bhakta et al. Apr 2001 B1
6225688 Kim et al. May 2001 B1
6232659 Clayton May 2001 B1
6233650 Johnson et al. May 2001 B1
6234820 Perino et al. May 2001 B1
6262476 Vidal Jul 2001 B1
6262895 Forthun Jul 2001 B1
6265660 Tandy Jul 2001 B1
6266252 Karabatsos Jul 2001 B1
6281577 Oppermann et al. Aug 2001 B1
6288907 Burns Sep 2001 B1
6288924 Sugano et al. Sep 2001 B1
6300679 Mukerji et al. Oct 2001 B1
6316825 Park et al. Nov 2001 B1
6323060 Isaak Nov 2001 B1
6336262 Dalal et al. Jan 2002 B1
6343020 Lin et al. Jan 2002 B1
6347394 Ochoa et al. Feb 2002 B1
6349050 Woo et al. Feb 2002 B1
6351029 Isaak Feb 2002 B1
6357023 Co et al. Mar 2002 B1
6358772 Miyoshi Mar 2002 B2
6360433 Ross Mar 2002 B1
6368896 Farnworth et al. Apr 2002 B2
6370668 Garrett, Jr. et al. Apr 2002 B1
6376769 Chung Apr 2002 B1
6392162 Karabatsos May 2002 B1
6404043 Isaak Jun 2002 B1
6410857 Gonya Jun 2002 B1
6426240 Isaak Jul 2002 B2
6426549 Isaak Jul 2002 B1
6426560 Kawamura et al. Jul 2002 B1
6428360 Hassanzadeh et al. Aug 2002 B2
6433418 Fujisawa et al. Aug 2002 B1
6444921 Wang et al. Sep 2002 B1
6446158 Karabatsos Sep 2002 B1
6449159 Haba Sep 2002 B1
6452826 Kim et al. Sep 2002 B1
6459152 Tomita et al. Oct 2002 B1
6462412 Kamei et al. Oct 2002 B2
6465877 Farnworth et al. Oct 2002 B1
6465893 Khandros et al. Oct 2002 B1
6472735 Isaak Oct 2002 B2
6473308 Forthun Oct 2002 B2
6486544 Hashimoto Nov 2002 B1
6489687 Hashimoto Dec 2002 B1
6502161 Perego et al. Dec 2002 B1
6514793 Isaak Feb 2003 B2
6521984 Matsuura Feb 2003 B2
6528870 Fukatsu et al. Mar 2003 B2
6531772 Akram et al. Mar 2003 B2
6544815 Isaak Apr 2003 B2
6552910 Moon et al. Apr 2003 B1
6552948 Woo et al. Apr 2003 B2
6560117 Moon May 2003 B2
6566746 Isaak et al. May 2003 B2
6572387 Burns et al. Jun 2003 B2
6573593 Syri et al. Jun 2003 B1
6576992 Cady et al. Jun 2003 B1
6588095 Pan Jul 2003 B2
6590282 Wang et al. Jul 2003 B1
6600222 Levardo Jul 2003 B1
6614664 Lee Sep 2003 B2
6627984 Bruce et al. Sep 2003 B2
6629855 North et al. Oct 2003 B1
6646936 Hamamatsu et al. Nov 2003 B2
6660561 Forthun Dec 2003 B2
6661092 Shibata et al. Dec 2003 B2
6677670 Kondo Jan 2004 B2
6683377 Shim et al. Jan 2004 B1
6690584 Uzuka et al. Feb 2004 B2
6699730 Kim et al. Mar 2004 B2
6712226 Woo et al. Mar 2004 B1
6720652 Akram et al. Apr 2004 B2
6721181 Pfeifer et al. Apr 2004 B1
6721185 Dong et al. Apr 2004 B2
6744656 Sugano et al. Jun 2004 B2
6751113 Bhakta et al. Jun 2004 B2
6756661 Tsuneda et al. Jun 2004 B2
6760220 Canter et al. Jul 2004 B2
6762942 Smith Jul 2004 B1
6768660 Kong et al. Jul 2004 B2
6833981 Suwabe et al. Dec 2004 B2
6833984 Belgacem Dec 2004 B1
6839266 Garrett, Jr. et al. Jan 2005 B1
6841868 Akram et al. Jan 2005 B2
6850414 Benisek et al. Feb 2005 B2
6873534 Bhakta et al. Mar 2005 B2
6878571 Isaak et al. Apr 2005 B2
6884653 Larson Apr 2005 B2
6914324 Rapport et al. Jul 2005 B2
6919626 Burns Jul 2005 B2
6956284 Cady et al. Oct 2005 B2
7053478 Roper et al. May 2006 B2
7094632 Cady et al. Aug 2006 B2
7180167 Partridge et al. Feb 2007 B2
7393226 Clayton Jul 2008 B2
7394149 Clayton Jul 2008 B2
20010001085 Hassanzadeh et al. May 2001 A1
20010006252 Kim et al. Jul 2001 A1
20010013423 Dalal et al. Aug 2001 A1
20010015487 Forthun Aug 2001 A1
20010026009 Tsunesa et al. Oct 2001 A1
20010028588 Yamada et al. Oct 2001 A1
20010035572 Isaak Nov 2001 A1
20010040793 Inaba Nov 2001 A1
20010052637 Akram et al. Dec 2001 A1
20020001216 Sugano et al. Jan 2002 A1
20020006032 Karabatsos Jan 2002 A1
20020030995 Shoji Mar 2002 A1
20020076919 Peters et al. Jun 2002 A1
20020094603 Isaak Jul 2002 A1
20020101261 Karabatsos Aug 2002 A1
20020139577 Miller Oct 2002 A1
20020164838 Moon et al. Nov 2002 A1
20020180022 Emoto Dec 2002 A1
20020185731 Akram et al. Dec 2002 A1
20020196612 Gall et al. Dec 2002 A1
20030002262 Benisek et al. Jan 2003 A1
20030026155 Yamagata Feb 2003 A1
20030035328 Hamamatsu et al. Feb 2003 A1
20030045025 Coyle et al. Mar 2003 A1
20030049886 Salmon Mar 2003 A1
20030064548 Isaak Apr 2003 A1
20030081387 Schulz May 2003 A1
20030081392 Cady et al. May 2003 A1
20030089978 Miyamoto et al. May 2003 A1
20030090879 Doblar et al. May 2003 A1
20030096497 Moore et al. May 2003 A1
20030109078 Takahashi et al. Jun 2003 A1
20030116835 Miyamoto et al. Jun 2003 A1
20030159278 Peddle Aug 2003 A1
20030168725 Warner et al. Sep 2003 A1
20040000708 Rapport et al. Jan 2004 A1
20040012991 Kozaru Jan 2004 A1
20040021211 Damberg Feb 2004 A1
20040099938 Kang et al. May 2004 A1
20040150107 Cha et al. Aug 2004 A1
20040229402 Cady et al. Nov 2004 A1
20040236877 Burton Nov 2004 A1
20050082663 Wakiyama et al. Apr 2005 A1
20050108468 Hazelzet et al. May 2005 A1
20050133897 Baek et al. Jun 2005 A1
20050242423 Partridge et al. Nov 2005 A1
20050263911 Igarashi et al. Dec 2005 A1
20060020740 Bartley et al. Jan 2006 A1
20060050496 Goodwin Mar 2006 A1
20060050497 Goodwin Mar 2006 A1
20060053345 Goodwin Mar 2006 A1
20060091529 Wehrly et al. May 2006 A1
20060095592 Borkenhagen May 2006 A1
20060111866 LeClerg et al. May 2006 A1
20060125067 Wehrly et al. Jun 2006 A1
20070211426 Clayton Sep 2007 A1
20070211711 Clayton Sep 2007 A1
20070212906 Clayton Sep 2007 A1
20070212920 Clayton Sep 2007 A1
20080030966 Goodwin Feb 2008 A1
20080030972 Goodwin Feb 2008 A1
20080192428 Clayton Aug 2008 A1
Foreign Referenced Citations (30)
Number Date Country
122-687 (A) Oct 1984 EP
0 298 211 Jan 1989 EP
0527044 Jun 1996 EP
1 119049 Jul 2001 EP
2 130 025 May 1984 GB
53-85159 Jul 1978 JP
58-96756 (A) Jun 1983 JP
63-114195 Mar 1990 JP
3-102862 Apr 1991 JP
5-29534 (A) Feb 1993 JP
5-335695 (A) Dec 1993 JP
2821315 (B2) Nov 1998 JP
11003955 Jan 1999 JP
2000031614 Jan 2000 JP
2001077294 (A) Mar 2001 JP
2001085592 (A) Mar 2001 JP
2001168268 Jun 2001 JP
2001332683 (A) Nov 2001 JP
2002009231 (A) Jan 2002 JP
2002359448 Dec 2002 JP
04-234157 Jan 2003 JP
2003031757 Jan 2003 JP
2003037246 (A) Feb 2003 JP
2003086760 (A) Mar 2003 JP
2003086761 (A) Mar 2003 JP
2003309246 (A) Oct 2003 JP
2003347503 (A) Dec 2003 JP
WO03037053 May 2003 WO
WO 03037053 May 2003 WO
WO 2004109802 Dec 2004 WO
Related Publications (1)
Number Date Country
20070115017 A1 May 2007 US
Divisions (1)
Number Date Country
Parent 10934027 Sep 2004 US
Child 11624608 US