Betty Prince, Semiconductor Memories, 1983, Wilsey, 2nd edition, pp. 198-199.* |
Sugibayashi et al., “A 30-ns 256-Mb DRAM with a Multidivided Array Structure”, IEEE Journal of Solid-State Circuits, vol. 28 (No. 11), (Nov., 1993). |
Taguchi et al., “A 40-ns 64-Mb DRAM with 64-b Parallel Data Bus Architecture,” IEEE Journal of Solid-State Circuits, vol. 26 (No. 11), (Nov., 1991). |
Kitsukawa et al., “256-Mb DRAM Circuit Technologies for File Applications,” IEEE Journal of Solid-State Circuits, vol. 28 (No. 11), (Nov., 1993). |
JEDEC Solid State Products Engineering Council, “Committee Letter Ballot,” JC-42.3-95-73, Item #633.13, Arlington, VA (Apr., 1995). |
Yoo et al., “SP 23.6: A 32-Bank 1 Gb DRAM with 1 BG/s Bandwidth,” ISSCC96/Session 23/DRAM/Paper SP 23.6. |
Nitta et al., “SP 23.5: A 1.6GB/s Data-Rate 1Gb Synchronous DRAM with Hierarchical Square-Shaped Memory Block and Distributed Bank Architecture,” ISSCC96/Session 23/DRAM/Paper SP 23.5. |
U.S. Patent application Ser. No. 08/521,536, entitled Improved Voltage Regulator Circuit, Filed Aug. 30, 1995. |
U.S. Patent application Ser. No. 08/683,701 entitled Vccp Pump for Low Voltage Operation, filed Jul. 18, 1996. |
U.S. Patent application Ser. No. 08/668,347, entitled Differential Voltage Regulator, Filed Jun. 26, 1996. |
U.S. Patent application Ser. No. 08/460,234, entitled Single Deposition Layer Metal Dynamic Random Access Memory, Filed Aug. 17, 1995. |