The present invention relates generally to deposition and/or etching of layers of material on a partially fabricated integrated circuit. More specifically, it relates to deposition of diffusion barrier layers.
Generally, the industry of semiconductor manufacturing involves highly complex techniques for fabricating integrating circuits from semiconductor materials that are layered and patterned onto a substrate, such as silicon, by various process systems. For example, a first process system deposits a layer of material, while another process system etches a pattern in such deposited material.
Miniaturization of integrated circuit (IC) devices demands superior electrical properties from both dielectric and conductive materials used in the manufacturing of an integrated circuit. Traditionally used materials, such as aluminum as a conductor and silicon dioxide as an insulator no longer provide adequate electrical characteristics at the modern level of miniaturization. Therefore, the manufacturers of IC devices are now employing new dielectric materials with lower dielectric constant than silicon dioxide and are increasingly turning to copper as a conductor, due to its low resistivity. The low-k dielectric materials used in the IC device processing include carbon doped silicon dioxide, hydrogenated silicon oxycarbides (SiCOH), fluorine doped silicon dioxide, and organic-containing low-k dielectrics. These materials, due to their low dielectric constants, provide low parasitic capacitance and minimize the “crosstalk” between the interconnects in an integrated circuit. At the same time, they are often porous foam-like materials and are generally more easily damaged during the processing steps than silicon dioxide. The impact of high-energy ions during such processing steps as PVD (physical vapor deposition) often results in undesired effects in a highly porous dielectric.
The barrier material 106 is removed from the bottom surface 112 of the via 114 along with any underlying oxidized copper so as to form a better connection to the conductive line 116 in a subsequent process step. Since the barrier material was deposited uniformly in the trench and the via, cleaning all of the barrier material from the via also results in etching into the dielectric material underneath the trench's barrier layer.
Accordingly, it would be beneficial to provide improved apparatus and methods for facilitating etching of via features without damaging the dielectric material within trench features or other features of a semiconductor wafer.
Embodiments of the present invention include apparatus and methods for achieving etch and/or deposition selectivity in vias and trenches of a semiconductor wafer. That is, deposition coverage in the bottom of each via of a semiconductor wafer differs from the coverage in the bottom of each trench of such wafer. The selectivity may be configured so as to result in punch through in each via without damaging the dielectric material at the bottom of each trench or the like. In this configuration, the coverage amount deposited in each trench is greater than the coverage amount deposited in each via.
In one embodiment, an apparatus for depositing material on a semiconductor wafer having recessed features, including a plurality of vias and trenches, is disclosed. This apparatus includes generally a process chamber having a target for depositing material onto the semiconductor wafer and a wafer support for holding the wafer in position during deposition of the material. The apparatus further includes a controller configured to sputter material from the target onto the semiconductor wafer under conditions that coat the recessed features and thereby form the layer of material. The wafer is positioned with respect to the target so that a first coverage amount of material deposited in each trench is greater than a second coverage amount of material deposited in each via. In one aspect, the target is three dimensional. In a specific implementation, the target is single piece target and in another implementation is a multiple piece target. In one embodiment, the material is sputtered in each trench substantially simultaneously as in each via.
In another embodiment, the invention pertains to a method for depositing material on a semiconductor wafer having recessed features, including a plurality of vias and trenches. A first coverage amount of material is deposited in each via to coat a bottom of such each via while a second coverage amount of material is deposited in each trench to coat a bottom of such each trench. The depositing of the first and second coverage amounts are selectively controlled such that a ratio of the second coverage amount over the first coverage amount is greater than about 1.5. In a specific embodiment, the first coverage amount of material is deposited in substantially only a direction that is substantially normal to a surface of the wafer and the second coverage amount of material is deposited in a plurality of directions in relation to the wafer surface, including a normal direction and a substantially non-normal angle.
In an alternative embodiment, the invention pertains to another apparatus for depositing material on a semiconductor wafer having recessed features, including a plurality of vias and trenches. The apparatus includes a process chamber having a target for sputtering the material onto the semiconductor wafer and a wafer support for holding the wafer in position during deposition of the material. The apparatus further includes a controller that is configured to perform the operations of the method embodiment that are described above.
These and other features and advantages of the present invention will be presented in more detail in the following specification of the invention and the accompanying figures which illustrate by way of example the principles of the invention.
The present invention is illustrated by way of example, and not by way of limitation.
Reference will now be made in detail to a specific embodiment of the invention. An example of this embodiment is illustrated in the accompanying drawings. While the invention will be described in conjunction with this specific embodiment, it will be understood that it is not intended to limit the invention to one embodiment. On the contrary, it is intended to cover alternatives, modifications, and equivalents as may be included within the spirit and scope of the invention as defined by the appended claims. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. The present invention may be practiced without some or all of these specific details. In other instances, well known process operations have not been described in detail in order not to unnecessarily obscure the present invention.
In general, particular embodiments of the present invention provide apparatus and methods for achieving etch and/or deposition selectivity in vias and trenches of a semiconductor wafer.
During a selective deposition process, a diffusion barrier layer 206, such as Ta or TaN, is deposited over the second dielectric layer 204. The selectivity results in at least two different coverage amounts for the trenches and the vias. As shown, each bottom surface of each trench has a coverage amount equal to A, while each bottom surface of each via has a coverage amount equal to B. Accordingly, a ratio of coverage for the trench and the via is defined as:
SD=A/B
The SD ratio may be selected to be significantly greater than 1.0 for deposition of the barrier material so that A is greater than B, or rather, the amount of deposition coverage in each trench, as well as other low aspect ratio features, is greater than the amount of coverage in each via. As shown, deposition selectivity is configured to result in a barrier thickness A in the trench bottom surfaces that is significantly higher than the B thickness in the via bottoms.
While the term “deposition” includes a wide range of possible deposition and etching activities across the wafer, it is generally understood to imply that a net deposition of material occurs at the bottom of a recess being covered (e.g. a via and/or trench). Whether or not there is a net etch or deposition at other regions of the workpiece does not change the fact that deposition is taking place. Similarly, the terms “etching” and “resputtering” used with respect to a recessed feature include a wide range of both deposition and etching activities and generally imply a net etching or removal of material from the bottom of such recess (e.g., via or trench).
As shown in
The deposition and subsequent resputtering process are most often used, respectively, for deposition and resputtering of the diffusion barrier layer, but can also be employed in the deposition or etch-back of other wafer materials such as conductive metal layers; e.g., copper seed layers. That is, selective deposition of trenches and vias can be applied to any suitable material. Diffusion barrier materials commonly subjected to deposition and subsequent resputtering include but are not limited to tantalum, titanium, tungsten, ruthenium, cobalt, solid solutions of these metals and nitrogen and binary nitrides (e.g. Ta, TaNX, Ti, TiNX, W, WNX, Ru, or Co). Copper is also a commonly resputtered material.
An Ionized Physical Deposition (iPVD) process may be used for deposition and resputtering of a material. That is, a same iPVD chamber, as described further below, may be used to both deposit and remove a material with respect to a recessed feature. An important characteristic of iPVD processes is the etch rate to deposition rate ratio (E/D). It should be understood, that both etching and depositing processes are occurring simultaneously during deposition or resputter. Deposition is the result of inert gas particles bombarding the target, and sputtering target material (neutral or ionic) onto the wafer surface. Etching is the result of inert gas particles bombarding the wafer. In some embodiments of this invention, ionized metal may be used together with ionized gas for resputtering of wafer materials.
An etch and/or deposition processes can be controlled by modulating the power at the target and at the wafer pedestal. For example, to achieve low E/D ratio needed for deposition, the power at the target is increased and the bias at the wafer is decreased or turned off. This configuration causes the inert gas particles to be directed towards the target, leading to deposition of the target material on the wafer. The DC target power used for deposition step ranges from 10 to 70 kW. The bias power during deposition can range from about 0 to about 3000 W, more preferably from about 0 to about 1200 W. Conversely, if the power at the target is decreased while the power at the wafer pedestal (bias) is increased, the inert gas particles are directed to the wafer, leading to net etching of the wafer layer (resputter). Commonly employed DC target power for the resputter process is 1-8 kW, preferably 1-6 kW. The bias power for resputtering can range from about 100 to about 3000 W, preferably from about 600 to about 1500 W, and even more preferably from about 900 to about 1200 W.
An inert gas, such as argon, is introduced through a gas inlet into the hollow region of the cathode target 307 powered by a DC source to create a plasma. The pump 315 is positioned to evacuate or partially evacuate the process chamber. The control of pressure in the process chamber can be achieved by using a combination of gas flow rate adjustments and pumping speed adjustments, making use of, for example, a throttle valve or a baffle plate. Alternatively, pressure above the wafer can be controlled by varying the height of the wafer pedestal 303. An intense magnetic field is produced by electromagnets 305a-305b within the cathode target region. Additional electromagnets 305c are arranged downstream of the cathode target so that different currents can be applied to each electromagnet, thereby producing an ion and/or neutral particle flux and a controlled deposition and/or etch rate. A floating shield 309, existing in equilibrium with the floating plasma potential, is used, in conjunction with the source electromagnets to shape the plasma distribution at the target mouth. A stream of ions and/or particles is directed to the surface of the wafer, as shown by arrows on
In certain embodiments, a system controller 311 is employed to control process conditions during deposition and resputter, insert and remove wafers, etc. The controller will typically include one or more memory devices and one or more processors. The processor may include a CPU or computer, analog and/or digital input/output connections, stepper motor controller boards, etc. Alternatively, the controller may contain hardware devices, such as ASIC's, that are configured to manage the process conditions.
In certain embodiments, the controller controls all of the activities of the deposition apparatus. The system controller may execute system control software including sets of instructions for controlling the timing, mixture of gases, chamber pressure, chamber temperature, wafer temperature, RF power levels, wafer chuck or susceptor position, and other parameters of a particular process. Other computer programs stored on memory devices associated with the controller may be employed in some embodiments.
Typically there will be a user interface associated with controller 311. The user interface may include a display screen, graphical software displays of the apparatus and/or process conditions, and user input devices such as pointing devices, keyboards, touch screens, microphones, etc.
In one implementation, the computer program code for controlling the deposition and resputtering processes can be written in any conventional computer readable programming language: for example, assembly language, C, C++, Pascal, Fortran or others. Compiled object code or script is executed by the processor to perform the tasks identified in the program.
The controller parameters relate to process conditions such as, for example, wafer position, process gas composition and flow rates, temperature, pressure, plasma conditions such as RF and DC power levels and frequency, cooling gas pressure, and chamber wall temperature. At least a portion of these parameters may be provided to the user in the form of a recipe, and may be entered utilizing the user interface.
Signals for monitoring the process may be provided by analog and/or digital input connections of the system controller. The signals for controlling the process are output on the analog and digital output connections of the deposition apparatus.
In one embodiment, the system software may be designed or configured in many different ways. For example, various chamber component subroutines or control objects may be written to control operation of the chamber components necessary to carry out the inventive deposition processes. Examples of programs or sections of programs for this purpose include substrate positioning code, process gas control code, pressure control code, heater control code, and plasma control code.
A substrate positioning program may include program code for controlling chamber components that are used to load the substrate onto a pedestal or chuck and to control the spacing between the substrate and other parts of the chamber such as a gas inlet, target, and/or separatrix, which is explained further below. A process gas control program may include code for controlling gas composition and flow rates and optionally for flowing gas into the chamber prior to deposition in order to stabilize the pressure in the chamber. A pressure control program may include code for controlling the pressure in the chamber by regulating, e.g., a throttle valve in the exhaust system of the chamber. A heater control program may include code for controlling the current to a heating unit that is used to heat the substrate. Alternatively, the heater control program may control delivery of a heat transfer gas such as helium to the wafer chuck. A plasma control program may include code for setting RF and DC power levels applied to the process electrodes at the target and the wafer chuck.
Examples of chamber sensors that may be monitored during deposition and/or resputtering include pedestal or chuck positioning sensors, mass flow controllers, pressure sensors such as manometers, and thermocouples located in pedestal or chuck. Appropriately programmed feedback and control algorithms may be used with data from these sensors to maintain desired process conditions.
As shown in this HCM configuration, the wafer is positioned a distance 317 from the target that results in the wafer receiving a mostly unidirectional stream of ions and/or neutral particles 313 for deposition. This distance is referred to as a “Directional Distance.” For instance, a typical distance is greater than 20 cm from the bottom edge of the target 307 and the wafer will cause the wafer to only receive ions and/or neutral particles that are mostly directed at a normal angle with respect to the wafer surface. The reason for this is that the ions and/or neutral particles sputtered from the sidewalls of the target at shallow or non-normal angles mostly miss the wafer when the wafer is positioned far from the target, while a significant portion of neutral particles that are sputtered from the top surface of the target at a normal angle to the wafer surface reach the wafer surface. Consequently, a mostly unidirectional stream will tend to cover the bottoms of the vias and trenches (as well as the field and other wafer features) at about the same rate and thickness as shown in
One way to minimize this TDDB effect is to prevent dielectric damage during the etching step of the barrier deposition. This may be accomplished by providing a selective deposition coverage amount for the trenches and the vias. To achieve this selectively, the wafer may be positioned closer to the target so that more shallow or oblique angled (or rather non-normal angles) neutral particles reach the trench bottom surfaces, as compared to the via bottom surfaces, during the deposition process. Any suitable configuration may be utilized so as to have oblique angled or non-normal angled neutral particles to reach the trench surfaces.
The HCM system includes a three dimensional target that is formed from a single piece of material. In this example, the single piece target is bell shaped with ions and/or neutral particles being sputtered from the interior of the bell in a deposition process. This arrangement provides a simplified design since the target is formed from a single piece, as opposed to a multiple piece target. For instance, a single piece target does not require precise positioning of multiple target pieces with respect to one another to achieve a particular deposition result.
In the example of
Although an HCM type iPVD system having a bell shaped target is illustrated in
In any of the described embodiments, the separatrix or null field position that occurs during a deposition and/or etch process may be positioned in any suitable position with respect to the target. In general, an electric field is typically formed along the sidewall of the target using the side magnets to generate positive and negative polarities along the sidewall of the target. In the examples of
In other embodiments, the separatrix may be formed at a position along higher up in the target.
The wafer may be positioned so that SD is greater than 1.2 and most preferably greater than 2.5. As a result of this wafer positioning, substantially directional material is used to cover the bottom surfaces of vias in operation 504 while highly angled (or oblique or non-normal) and directional material are used to cover the bottom surfaces of the trenches in operation 506. The operations for covering the via and trench areas with the deposited material are performed substantially simultaneously in a single deposition process. Said in another way, material for the vias is deposited substantially only in a direction that is normal to the wafer surface and material for the trenches is deposited in a plurality of directions, including a normal direction and one or more non-normal angles. This deposition process may be performed utilizing any of the deposition systems described herein. For example, a three dimensional target may be utilized in the form of an HCM (e.g.,
After barrier material is deposited, the via areas may be etched to substantially clear the previously deposited material while damage to the dielectric material underlying the trench material is minimized or eliminated in operation 508. In one embodiment, anchors are formed in the dielectric material underlying the barrier material that is etched or resputtered away from the bottom surfaces of the vias while a minimum or zero amount of barrier material remains in the bottom surfaces of the trenches.
Embodiments of the present invention provide several advantages. For example, asymmetric low angle flux is reduced.
In contrast,
Embodiments of the present invention also reduce deposition uniformity.
Although the foregoing invention has been described in some detail for purposes of clarity of understanding, it will be apparent that certain changes and modifications may be practiced within the scope of the appended claims. Therefore, the described embodiments should be taken as illustrative and not restrictive, and the invention should not be limited to the details given herein but should be defined by the following claims and their full scope of equivalents.
This application is a divisional application, claiming priority under 35 USC 120 from U.S. patent application Ser. No. 11/558,693, titled “MULTI-APPARATUS AND METHODS FOR DEPOSITION AND/OR ETCH SELECTIVITY, filed on Nov. 10, 2006. This application is incorporated herein by reference in its entirety for all purposes.
Number | Name | Date | Kind |
---|---|---|---|
3763031 | Scow et al. | Oct 1973 | A |
3767551 | Lang et al. | Oct 1973 | A |
4058430 | Suntola et al. | Nov 1977 | A |
4392111 | Rostoker | Jul 1983 | A |
4492620 | Matsuo et al. | Jan 1985 | A |
4588490 | Cuomo et al. | May 1986 | A |
4604180 | Hirukawa et al. | Aug 1986 | A |
4609903 | Toyokura et al. | Sep 1986 | A |
4622121 | Wegmann et al. | Nov 1986 | A |
4737384 | Murthy et al. | Apr 1988 | A |
4874493 | Pan | Oct 1989 | A |
4946576 | Dietrich et al. | Aug 1990 | A |
4963524 | Yamazaki | Oct 1990 | A |
4997539 | Komizo et al. | Mar 1991 | A |
4999096 | Nihei et al. | Mar 1991 | A |
5009963 | Ohmi et al. | Apr 1991 | A |
5084412 | Nakasaki | Jan 1992 | A |
5093279 | Andreshak et al. | Mar 1992 | A |
5126028 | Hurwitt et al. | Jun 1992 | A |
5139825 | Gordon et al. | Aug 1992 | A |
5178739 | Barnes et al. | Jan 1993 | A |
5186718 | Tepman et al. | Feb 1993 | A |
5194398 | Miyachi et al. | Mar 1993 | A |
5221449 | Colgan et al. | Jun 1993 | A |
5236868 | Nulman | Aug 1993 | A |
5281485 | Colgan et al. | Jan 1994 | A |
5298091 | Edwards, III et al. | Mar 1994 | A |
5378506 | Imai et al. | Jan 1995 | A |
5431799 | Mosely et al. | Jul 1995 | A |
5482611 | Helmer et al. | Jan 1996 | A |
5582881 | Besser et al. | Dec 1996 | A |
5622608 | Lanford et al. | Apr 1997 | A |
5629221 | Chao et al. | May 1997 | A |
5654233 | Yu | Aug 1997 | A |
5656860 | Lee | Aug 1997 | A |
5738917 | Besser et al. | Apr 1998 | A |
5752395 | Nakamura | May 1998 | A |
5766379 | Lanford et al. | Jun 1998 | A |
5789027 | Watkins et al. | Aug 1998 | A |
5801089 | Kenney | Sep 1998 | A |
5891513 | Dubin et al. | Apr 1999 | A |
5904565 | Nguyen et al. | May 1999 | A |
5948215 | Lantsman | Sep 1999 | A |
5962923 | Xu et al. | Oct 1999 | A |
5969422 | Ting et al. | Oct 1999 | A |
5985762 | Geffken et al. | Nov 1999 | A |
6020258 | Yew et al. | Feb 2000 | A |
6037257 | Chiang et al. | Mar 2000 | A |
6037258 | Liu et al. | Mar 2000 | A |
6046108 | Liu et al. | Apr 2000 | A |
6051114 | Yao et al. | Apr 2000 | A |
6074544 | Reid et al. | Jun 2000 | A |
6077403 | Kobayashi et al. | Jun 2000 | A |
6077780 | Dubin | Jun 2000 | A |
6080285 | Liu et al. | Jun 2000 | A |
6093966 | Venkatraman et al. | Jul 2000 | A |
6099702 | Reid et al. | Aug 2000 | A |
6100200 | Van Buskirk et al. | Aug 2000 | A |
6105078 | Crockett et al. | Aug 2000 | A |
6110346 | Reid et al. | Aug 2000 | A |
6114238 | Liao | Sep 2000 | A |
6120641 | Stevens et al. | Sep 2000 | A |
6124203 | Joo et al. | Sep 2000 | A |
6126798 | Reid et al. | Oct 2000 | A |
6133143 | Lin et al. | Oct 2000 | A |
6139712 | Patton et al. | Oct 2000 | A |
6147000 | You et al. | Nov 2000 | A |
6156167 | Patton et al. | Dec 2000 | A |
6159354 | Contolini et al. | Dec 2000 | A |
6159857 | Liu et al. | Dec 2000 | A |
6162344 | Reid et al. | Dec 2000 | A |
6176983 | Bothra et al. | Jan 2001 | B1 |
6179973 | Lai et al. | Jan 2001 | B1 |
6179983 | Reid et al. | Jan 2001 | B1 |
6193854 | Lai et al. | Feb 2001 | B1 |
6193855 | Gopalraja et al. | Feb 2001 | B1 |
6200893 | Sneh | Mar 2001 | B1 |
6203613 | Gates et al. | Mar 2001 | B1 |
6217716 | Fai Lai | Apr 2001 | B1 |
6221757 | Schmidbauer et al. | Apr 2001 | B1 |
6228236 | Rosenstein et al. | May 2001 | B1 |
6228754 | Iacoponi et al. | May 2001 | B1 |
6235163 | Angelo et al. | May 2001 | B1 |
6249055 | Dubin | Jun 2001 | B1 |
6251242 | Fu et al. | Jun 2001 | B1 |
6258707 | Uzoh | Jul 2001 | B1 |
6265313 | Huang et al. | Jul 2001 | B1 |
6271591 | Dubin et al. | Aug 2001 | B1 |
6274008 | Gopalraja et al. | Aug 2001 | B1 |
6277249 | Gopalraja et al. | Aug 2001 | B1 |
6280597 | Kashiwada et al. | Aug 2001 | B1 |
6287977 | Hashim et al. | Sep 2001 | B1 |
6306732 | Brown | Oct 2001 | B1 |
6333547 | Tanaka et al. | Dec 2001 | B1 |
6335288 | Kwan et al. | Jan 2002 | B1 |
6340435 | Bjorkman et al. | Jan 2002 | B1 |
6342133 | D'Couto et al. | Jan 2002 | B2 |
6342448 | Lin et al. | Jan 2002 | B1 |
6350353 | Gopalraja et al. | Feb 2002 | B2 |
6358376 | Wang et al. | Mar 2002 | B1 |
6372301 | Narasimhan et al. | Apr 2002 | B1 |
6383920 | Wang et al. | May 2002 | B1 |
6387805 | Ding et al. | May 2002 | B2 |
6391727 | Park | May 2002 | B1 |
6391785 | Satta et al. | May 2002 | B1 |
6395642 | Liu et al. | May 2002 | B1 |
6398929 | Chiang et al. | Jun 2002 | B1 |
6399479 | Chen et al. | Jun 2002 | B1 |
6402907 | Rich | Jun 2002 | B1 |
6417094 | Zhao et al. | Jul 2002 | B1 |
6423200 | Hymes | Jul 2002 | B1 |
6436251 | Gopalraja et al. | Aug 2002 | B2 |
6440854 | Rozbicki | Aug 2002 | B1 |
6444104 | Gopalraja et al. | Sep 2002 | B2 |
6446572 | Brcka | Sep 2002 | B1 |
6448176 | Grill et al. | Sep 2002 | B1 |
6448657 | Dorleans | Sep 2002 | B1 |
6451177 | Gopalraja et al. | Sep 2002 | B1 |
6492262 | Uzoh | Dec 2002 | B2 |
6498091 | Chen et al. | Dec 2002 | B1 |
6500762 | Hashim et al. | Dec 2002 | B2 |
6508919 | Licata et al. | Jan 2003 | B1 |
6509267 | Woo et al. | Jan 2003 | B1 |
6518668 | Cohen | Feb 2003 | B2 |
6534394 | Cooney, III et al. | Mar 2003 | B1 |
6538324 | Tagami et al. | Mar 2003 | B1 |
6541371 | Ashtiani et al. | Apr 2003 | B1 |
6541374 | de Felipe et al. | Apr 2003 | B1 |
6554914 | Rozbicki et al. | Apr 2003 | B1 |
6559061 | Hashim et al. | May 2003 | B2 |
6562715 | Chen et al. | May 2003 | B1 |
6566246 | de Felipe et al. | May 2003 | B1 |
6589887 | Dalton et al. | Jul 2003 | B1 |
6596133 | Moslehi et al. | Jul 2003 | B1 |
6605534 | Chung et al. | Aug 2003 | B1 |
6607977 | Rozbicki et al. | Aug 2003 | B1 |
6607982 | Powell et al. | Aug 2003 | B1 |
6613199 | Tobin et al. | Sep 2003 | B1 |
6624066 | Lu et al. | Sep 2003 | B2 |
6642146 | Rozbicki et al. | Nov 2003 | B1 |
6652718 | D'Couto et al. | Nov 2003 | B1 |
6656841 | Kim | Dec 2003 | B1 |
6660622 | Chen et al. | Dec 2003 | B2 |
6673716 | D'Couto et al. | Jan 2004 | B1 |
6683425 | Lai | Jan 2004 | B1 |
6706142 | Savas et al. | Mar 2004 | B2 |
6706155 | Morimoto et al. | Mar 2004 | B2 |
6709557 | Kailasam et al. | Mar 2004 | B1 |
6709987 | Hashim et al. | Mar 2004 | B2 |
6740580 | Gupta et al. | May 2004 | B1 |
6755945 | Yasar et al. | Jun 2004 | B2 |
6758947 | Chiang et al. | Jul 2004 | B2 |
6764940 | Rozbicki et al. | Jul 2004 | B1 |
6777334 | Shiu et al. | Aug 2004 | B2 |
6784096 | Chen et al. | Aug 2004 | B2 |
6790776 | Ding et al. | Sep 2004 | B2 |
6797608 | Lin | Sep 2004 | B1 |
6841044 | Ruzic | Jan 2005 | B1 |
6881664 | Catabay et al. | Apr 2005 | B2 |
6893541 | Chiang et al. | May 2005 | B2 |
6905965 | Subrahmanyan et al. | Jun 2005 | B2 |
6919275 | Chiang et al. | Jul 2005 | B2 |
6943111 | Lin et al. | Sep 2005 | B2 |
6949457 | Fiordalice et al. | Sep 2005 | B1 |
6969448 | Lau | Nov 2005 | B1 |
6992012 | Hashim et al. | Jan 2006 | B2 |
7014887 | Cohen et al. | Mar 2006 | B1 |
7030031 | Wille et al. | Apr 2006 | B2 |
7037830 | Rumer et al. | May 2006 | B1 |
7048837 | Somekh et al. | May 2006 | B2 |
7070687 | Chikarmane et al. | Jul 2006 | B2 |
7074714 | Chiang et al. | Jul 2006 | B2 |
7135402 | Lin et al. | Nov 2006 | B2 |
7186648 | Rozbicki et al. | Mar 2007 | B1 |
7253109 | Ding et al. | Aug 2007 | B2 |
7294574 | Ding et al. | Nov 2007 | B2 |
7365001 | Yang et al. | Apr 2008 | B2 |
7381639 | Chiang et al. | Jun 2008 | B2 |
7452743 | Oliver et al. | Nov 2008 | B2 |
7510634 | Klawuhn et al. | Mar 2009 | B1 |
7576002 | Chen et al. | Aug 2009 | B2 |
7645696 | Dulkin et al. | Jan 2010 | B1 |
7659197 | Juliano | Feb 2010 | B1 |
7682966 | Rozbicki et al. | Mar 2010 | B1 |
7732314 | Danek et al. | Jun 2010 | B1 |
7745332 | Shaviv et al. | Jun 2010 | B1 |
7781327 | Kailasam et al. | Aug 2010 | B1 |
7842605 | Pradhan et al. | Nov 2010 | B1 |
7855147 | Dulkin et al. | Dec 2010 | B1 |
7897516 | Kinder et al. | Mar 2011 | B1 |
7922880 | Pradhan et al. | Apr 2011 | B1 |
7964504 | Shaviv et al. | Jun 2011 | B1 |
8017523 | Wu et al. | Sep 2011 | B1 |
8043484 | Rozbicki | Oct 2011 | B1 |
8298933 | Shaviv et al. | Oct 2012 | B2 |
8298936 | Rozbicki et al. | Oct 2012 | B1 |
8449731 | Pradhan et al. | May 2013 | B1 |
8679972 | Rozbicki et al. | Mar 2014 | B1 |
20010039113 | Blalock et al. | Nov 2001 | A1 |
20020000382 | Morrissey et al. | Jan 2002 | A1 |
20020004128 | Forte et al. | Jan 2002 | A1 |
20020028576 | Hashim et al. | Mar 2002 | A1 |
20020029958 | Chiang et al. | Mar 2002 | A1 |
20020034874 | Aoki | Mar 2002 | A1 |
20020110999 | Lu et al. | Aug 2002 | A1 |
20020115287 | Hashim et al. | Aug 2002 | A1 |
20020162736 | Ngo et al. | Nov 2002 | A1 |
20020182847 | Yokoyama et al. | Dec 2002 | A1 |
20030034244 | Yasar et al. | Feb 2003 | A1 |
20030034251 | Chikarmane et al. | Feb 2003 | A1 |
20030116427 | Ding et al. | Jun 2003 | A1 |
20030129828 | Cohen | Jul 2003 | A1 |
20030216035 | Rengarajan et al. | Nov 2003 | A1 |
20040007325 | Pan et al. | Jan 2004 | A1 |
20040048461 | Chen et al. | Mar 2004 | A1 |
20040094402 | Gopalraja et al. | May 2004 | A1 |
20040134769 | Wang et al. | Jul 2004 | A1 |
20040152301 | Hashim et al. | Aug 2004 | A1 |
20040171250 | Chiang et al. | Sep 2004 | A1 |
20040188239 | Robison et al. | Sep 2004 | A1 |
20040211661 | Zhang et al. | Oct 2004 | A1 |
20040216762 | Lo et al. | Nov 2004 | A1 |
20040224507 | Marieb et al. | Nov 2004 | A1 |
20040266175 | Chen et al. | Dec 2004 | A1 |
20050006222 | Ding et al. | Jan 2005 | A1 |
20050020080 | Chiang et al. | Jan 2005 | A1 |
20050032382 | Rossman | Feb 2005 | A1 |
20050048767 | Matsumoto | Mar 2005 | A1 |
20050085068 | Chiang et al. | Apr 2005 | A1 |
20050085070 | Park | Apr 2005 | A1 |
20050103620 | Chistyakov | May 2005 | A1 |
20050106865 | Chung et al. | May 2005 | A1 |
20050110147 | Wu et al. | May 2005 | A1 |
20050127511 | Yang et al. | Jun 2005 | A1 |
20050173239 | Somekh et al. | Aug 2005 | A1 |
20050186793 | Omoto et al. | Aug 2005 | A1 |
20050211545 | Cerio et al. | Sep 2005 | A1 |
20050252765 | Zhang et al. | Nov 2005 | A1 |
20050255690 | Chen et al. | Nov 2005 | A1 |
20050255691 | Ding et al. | Nov 2005 | A1 |
20050255700 | Gopalraja et al. | Nov 2005 | A1 |
20050266682 | Chen et al. | Dec 2005 | A1 |
20050272254 | Ding et al. | Dec 2005 | A1 |
20050275110 | Maekawa et al. | Dec 2005 | A1 |
20050282378 | Fukunaga et al. | Dec 2005 | A1 |
20060014378 | Aggarwal et al. | Jan 2006 | A1 |
20060024953 | Papa Rao et al. | Feb 2006 | A1 |
20060030151 | Ding et al. | Feb 2006 | A1 |
20060057843 | Chen et al. | Mar 2006 | A1 |
20060073700 | Brown et al. | Apr 2006 | A1 |
20060125100 | Arakawa | Jun 2006 | A1 |
20060148253 | Chung et al. | Jul 2006 | A1 |
20060166448 | Cohen | Jul 2006 | A1 |
20060207873 | Fu | Sep 2006 | A1 |
20060258152 | Haider | Nov 2006 | A1 |
20060286764 | Zhang et al. | Dec 2006 | A1 |
20070020922 | Chiang et al. | Jan 2007 | A1 |
20070059925 | Choi et al. | Mar 2007 | A1 |
20070085211 | Hamada | Apr 2007 | A1 |
20070141831 | Maekawa et al. | Jun 2007 | A1 |
20070178682 | Chiang et al. | Aug 2007 | A1 |
20070184652 | Frank et al. | Aug 2007 | A1 |
20070193982 | Brown et al. | Aug 2007 | A1 |
20070197012 | Yang et al. | Aug 2007 | A1 |
20070197021 | Nam et al. | Aug 2007 | A1 |
20070222078 | Furuya | Sep 2007 | A1 |
20070238279 | Cerio, Jr. | Oct 2007 | A1 |
20070252277 | Tsao et al. | Nov 2007 | A1 |
20070257366 | Wang et al. | Nov 2007 | A1 |
20070283886 | Chung et al. | Dec 2007 | A1 |
20080067680 | Sakai et al. | Mar 2008 | A1 |
20080110747 | Ding et al. | May 2008 | A1 |
20080142359 | Gopalraja et al. | Jun 2008 | A1 |
20080190760 | Tang et al. | Aug 2008 | A1 |
20080310005 | Tonar et al. | Dec 2008 | A1 |
20090233438 | Ding et al. | Sep 2009 | A1 |
20100009533 | Shaviv et al. | Jan 2010 | A1 |
Number | Date | Country |
---|---|---|
0 692 551 | Jan 1996 | EP |
56157037 | Dec 1981 | JP |
09082696 | Mar 1997 | JP |
11-186273 | Sep 1999 | JP |
2008-308765 | Dec 2008 | JP |
9927579 | Jun 1999 | WO |
Entry |
---|
Saito et al. “Copper Wires for High Speed Logic LSI Prepared by Low Pressure Long Throw Sputtering Method”, Materials Transactions, vol. 43, No. 7 (Apr. 2002) pp. 1599-1604. |
Snodgrass et al. “A statistical analysis of copper bottom coverage of high aspect ratio features using ionized physical vapor deposition”, IEEE Transactions on Semiconductor Manufacturing, vol. 15, No. 1, Feb. 2002, pp. 30-38. |
Schumacher Products, TDEAT (Tetrakis-diethylamino Titanium), Electronic Grade, www.schumachker.com/tdeat.html, printed Jun. 5, 2001, 1 page. |
Sun et al., Suppression of Cobalt Silicide Agglomeration Using Nitrogen (N2+) Implantation, IEEE Electron Device Letters, vol. 19, No. 5, May 1998, pp. 163-166. |
Ashanti et al., “A New Hollow-Cathode Magnetron Source for 0.10.mu.m Copper Applications”, Journal of Vacuum Science and Technology, A 18(4) Jul./Aug. 2000 p. 1546. |
Cohen et al., “Reactive Preclean Technology for Nonphysical Copper Oxide Reduction for Advanced CU Interconnect”, Jun. 16-Jun. 18, 1998, VMIC Conference, pp. 91 and 93. |
Jian Li and J. W. Mayer and E. G. Colgan, “Oxidation and Protection in Copper and Copper Alloy Thin Films”, J. Appl. Phys. 70 (5), Sep. 1, 1991, pp. 2820-2827. |
Ding et al., “Observation of Reduced Oxidation Rates for Plasma-Assisted CVD Copper Films”, Mat. Res. Soc. Symp. Proc., vol., 309, 1993 pp. 445-460. |
Klawuhn et al., “Ionized Physical-vapor deposition Using a Hollow-Cathode Magnetron Source for Advanced Metallization”, J. Vac, Sci, Technol. A18(4), Jul./Aug. 2000, pp. 1546-1549. |
M. Zinke-Allmang, Thin Solid Films 346 (1999) 1-68, “Phase Separation on Solid Surfaces: Nucleation, Coarsening and Coalescence Kinetics”. |
Peijun Ding, et al., “Copper Barrier, Seed Layer and Planarization Technologies,” VMIC Conference, Jun. 10-12, 1997, pp. 87-92. |
Tarek Suwwan de Felipe, et al., “Electrical Stability and Microstructual Evolution in Thin Films of High Conductivity Copper Alloys,” IEEE, Jun. 1999, pp. 293-295. |
Cho et al., “Factors Affecting Passivation and Resistivity of Cu(Mg) Alloy Film,” Materials Research Society Symposium Proc. vol. 564, 1999, pp. 353-358. |
Murarka et al., “Copper Metallization for ULSI and Beyond,” Critical Reviews in Solid State and Materials Sciences, 1995, pp. 87-124. |
Braeckelmann et al. “Integration and Reliability of Copper Magnesium Alloys for Multilevel Interconnects,” IEEE, Feb. 2000, pp. 236-238. |
Arcot et al., “Intermetallic Formation in Copper/Magnesium Thin Films—kinetics, Nucleation and Growth, and Effect of Interfacial Oxygen,” J. Appl. Phys. 76(9), Nov. 1, 1994, pp. 5161-5170. |
Ding et al., “Effects of the addition of small amounts of A1 to copper: Corrosion, resistivity, adhesion, morphology, and diffusion,” J. Appl. Phys. 75(7), Apr. 1994, pp. 3627-3631. |
T. Suwwan de Felipe et al., “Bias-temperature stability of the Cu(Mg)/SiO.sub.2/p-Si metal-oxide-semiconductor capacitors,” J. Vac. Sci. Technol. B 15(6), Nov./Dec. 1997, pp. 1987-1986. |
Chen et al. “Low Temperature Plasma-Assisted Chemical Vapor Deposition of Tantalum Nitride form Tantalum Pentabromide for Copper Metallization,” Jan./Feb. 1999, J. Vac. Sci. Technol., B 17(1), pp. 182-185. |
Cheng et al., “Directional Deposition of Cu into Semiconductor Trench Structures Using Ionized Magnetron Sputtering,” Mar./Apr. 1995, J. Vac. Sci. Technol., B 13(2), pp. 203-208. |
Cho et al., “Remote Plasma-Assisted Metal Organic Chemical Vapor Deposition of Tantalum Nitride Thin Films with Different Radicals,” Dec. 1998, Jpn. J. Appl. Phys., vol. 37. |
Endle et al., “X-Ray Photoelectron Spectroscopy Study on TiN Films Produced with Tetrakis (dimethylamido)Titanium and Selected N-Containing Precusors on SiO.sub.2,” May/Jun. 1998, J. Vac. Sci. Technol., A 16(3), pp. 1262-1267. |
Green et al., “Determination of Flux Ionization Fraction Using a Quartz Crystal Microbalance and a Gridded Energy Analyzer in an Ionized Magnetron Sputtering System,” Dec. 1997, Rev. Sci. Instrum., 68 (12), pp. 4555-4560. |
Han et al., “Barrier Metal Properties of Amorphous Tantalum Nitride Thin Films Between Platnium and Silicon Deposited Using Remote Plasma Metal Organic Chemical Vapor Method,” May 1998, Jpn. J. Appl. Phys., vol. 37 (1998), Pt. 1, No. 5A, pp. 2646-2651. |
Hayden et al., “Characterization of Magnetron-Sputtered Partially Ionized Aluminum Deposition,” Mar./Apr. 1998, J. Vac. Sci. Technol., A 16(2), pp. 624-627. |
IIayden et al., “IIelion Plasma Source for Ionized Physical Vapor Deposition,” 1999, Surface and Coatings Technology, 120-121 (1999), pp. 401-404. |
Lee et al., “The Failure Mechanism of MOCVD TiN Diffusion Barrier at High Temperature,” 1996, Mat. Res. Soc. Symp. Proc., vol. 324, pp. 279-284. |
Lucovsky et al., “Formation of Thin Fims by Remote Plasma Enhanced Chemical Vapor Deposition (Remote PECVD),” Feb. 1990, in Handbook of Plasma Processing Technology, eds. Rossnagel, Cuomo and Westwood, Noyes Publications, pp. 387408. |
Musher et al., Atmospheric Pressure Chemical Vapor Deposition of Titanium Nitride from Tetrakis (diethylamido) Titanium and Ammonia, Feb. 1996, J. Electochem. Soc., vol. 143, No. 2, pp. 736-744. |
Peng et al., “Structural and Electrical Properties of Chemical Vapor Deposition Tungsten Overgrowth on Physical Vapor Deposited and Metalorganic Chemical Vapor Deposited TiNAdhesion Layers,” Jul./Aug. 1998, J. Vac. Sci. Technol., B 16(4), pp. 2013-2018. |
Reif, Rafael, Plasma Enhanced Chemical Vapor Deposition of Thin Films for Microelectronics, Feb. 1990, in Handbook of Plasma Processing Technology, eds: Rossnagel, Cuomo and Westwood, Noyes Publications, pp. 260-284. |
Truong, C.M.; Chen, P.J.; Corneille, J.S.; Oh, W.S. and Goodman, D.W., “Low-Pressure Deposition of TiN Thin Films from a Tetrakis (diethylamido) Titanium Precursor,” 1995, J. Phys. Chem., 1995, 99, pp. 8831-8842. |
Tsai et al., “Comparison of the Diffusion Barrier Properties of Chemical-Vapor-Deposited TaN and Sputtered TaN Between Cu and Si,” May 1996, J. Appl. Phys., 79 (9), pp. 6932-6938. |
Danek et al., “Barrier First Method for Single Damascene Trench Applications,” Novellus Systems, Inc., U.S. Appl. No. 11/714,465, filed Mar. 5, 2007. |
U.S. Office Action mailed Jul. 31, 2002, from U.S. Appl. No. 09/862,539. |
U.S. Office Action mailed Sep. 16, 2002, from U.S. Appl. No. 09/776,704. |
U.S. Office Action mailed Apr. 22, 2002, from U.S. Appl. No. 09/776,704. |
U.S. Final Office Action mailed Apr. 3, 2003, from U.S. Appl. No. 09/816,847. |
U.S. Office Action mailed Oct. 4, 2002, from U.S. Appl. No. 09/816,847. |
U.S. Office Action mailed Oct. 23, 2002, from U.S. Appl. No. 09/965,472. |
U.S. Office Action mailed Oct. 3, 2003, from U.S. Appl. No. 10/412,562. |
U.S. Final Office Action mailed Mar. 23, 2006, from U.S. Appl. No. 10/804,353. |
U.S. Office Action mailed Oct. 3, 2005, from U.S. Appl. No. 10/804,353. |
U.S. Office Action mailed Aug. 28, 2002, from U.S. Appl. No. 09/975,612. |
U.S. Office Action mailed Jun. 15, 2004, from U.S. Appl. No. 10/289,237. |
U.S. Office Action mailed Dec. 19, 2002, from U.S. Appl. No. 10/121,949. |
Klawuhn et al., “Apparatus and Methods for Deposition and/or Etch Selectivity,” Novellus Systems, Inc., U.S. Appl. No. 11/558,693, filed Nov. 10, 2006. |
Dulkin et al., “Deposition of Thin Continuous Pvd Seed Layers Having Improved Adhesion to the Barrier Layer,” Novellus Systems, Inc., U.S. Appl. No. 11/473,618, filed Jun. 22, 2006. |
Dulkin et al., “Method and Apparatus for Controlling Sputtered Flux in PVD Sources,” Novellus Systems, Inc., U.S. Appl. No. 11/564,222, filed Nov. 28, 2006. |
Kailasam et al., “Resputtering Process for Eliminating Dielectric Damage,” Novellus Systems, Inc., U.S. Appl. No. 11/588,586, filed Oct. 26, 2006. |
Lu et al., “An Integrated Plasma Equipment-feature Scale Model for Ionized Metal Physical Vapor Deposition”, Jun. 2000, University of Illinois (16 pages). |
Font et al., “Scaling of Hollow Cathode Magnetrons for Metal Deposition”, Oct. 1999, University of Illinois (20 pages). |
Rozbicki, R., “Methods and Apparatus for Resputtering Process that Improves Barrier Coverage,” Novellus Systems, Inc., U.S. Appl. No. 11/830,777, filed Jul. 30, 2007. |
Rozbicki et al., “Multistep Method of Depositing Metal Seed Layers,” Novellus Systems, Inc., U.S. Appl. No. 11/701,984, filed Feb. 1, 2007. |
Pradhan et al., “Atomic Layer Profiling of Diffusion Barrier and Metal See Layers,” Novellus Systems, Inc., U.S. Appl. No. 11/807,179, filed May 24, 2007. |
Juliano, D., “Selective Resputtering of Metal Seed Layers,” Novellus Systems, Inc., U.S. Appl. No. 11/903,487, filed Sep. 21, 2007. |
Vijayendran et al., “Gas Treatment Method and Apparatus to Improve Copper Gap Fill,” U.S. Appl. No. 11/131,599, filed May 18, 2005. |
Vyvoda et al., “Role of sidewall scattering in featuring profile evolution during CI2 and HBr plasma etching of silicon,” J.Vac. Sci. Technol. B 18(2), Mar./Apr. 2000, pp. 820-833. |
Hockstra et al., “Microtenching resulting from specular reflection during chlorine etching of silicon,” J.Vac. Sci. Technol. B 16(4), Jul./Aug. 1998, pp. 2102-2104. |
Lane et al., “Feature evolution during plasma etching. II. Polycrystalline silicone etching,” J.Vac. Sci. Technol. A 18(1), Jan./Feb. 2000, pp. 188-196. |
Rozbicki R., “A Method of Enhancing Selectivity of Resputtering Process,” Novellus Systems, Inc., U.S. Appl. No. 11/977,355, filed Oct. 23, 2007. |
Pradhan et al., “Method and Apparatus for Increasing Local Plasma Density in Magnetically Confined Plasma,” Novellus Systems, Inc., U.S. Appl. No. 11/807,182, filed May 24, 2007. |
Kinder et al., “The Use of Ultra-High Magnetic Fields in Resputter and Plasma Etching,” Novellus Systems, Inc., U.S. Appl. No. 11/807,183, filed May 24, 2007. |
Dulkin et al., “Methods and Apparatus for Engineering and Interface Between a Diffusion Barrier Layer and a Seed Layer,” Novellus Systems, Inc., U.S. Appl. No. 11/807,178, filed May 24, 2007. |
Wu et al., “Deposition of Doped Copper Seed Layers Having Improved Reliability,” Novellus Systems, Inc., U.S. Appl. No. 12/122,118, filed May 16, 2008. |
U.S. Office Action mailed Jun. 26, 2008, from U.S. Appl. No. 11/473,618. |
U.S. Office Action mailed May 2, 2008, from U.S. Appl. No. 11/558,693. |
U.S. Office Action mailed Dec. 12, 2008, from U.S. Appl. No. 11/714,465. |
Notice of Allowance and Fee Due mailed Nov. 24, 2008, from U.S Appl. No. 11/558,693 and Allowed Claims. |
U.S. Final Office Action mailed Dec. 10, 2008, from U.S. Appl. No. 11/473,618. |
U.S. Office Action mailed Nov. 14, 2008, from U.S. Appl. No. 11/701,984. |
Notice of Allowance and Fee Due mailed Apr. 13, 2004, from U.S Appl. No. 10/412,562 and Allowed Claims. |
Notice of Allowance and Fee Due mailed Oct. 3, 2006, from U.S. Appl. No. 10/804,353 and Allowed Claims. |
Wu et al., “Methods and Apparatus for Depositing Titanium Based Diffusion Barrier Films,” Novellus Systems, Inc., U.S. Appl. No. 12/154,984, filed May 28, 2008. |
U.S. Office Action mailed on Mar. 6, 2009 for U.S. Appl. No. 11/903,487. |
U.S. Office Action mailed on Feb. 23, 2009 for U.S. Appl. No. 11/701,984. |
U.S. Office Action mailed on Mar. 24, 2009 for U.S. Appl. No. 11/473,618. |
U.S. Office Action mailed on May 5, 2009 for U.S. Appl. No. 11/588,586. |
U.S. Office Action mailed May 26, 2009 for U.S. Appl. No. 11/564,222. |
U.S. Final Office Action mailed Jun. 17, 2009 for U.S. Appl. No. 11/701,984. |
U.S. Office Action mailed Jul. 23, 2009 for U.S. Appl. No. 12/122,118. |
U.S. Office Action mailed Aug. 3, 2009 for U.S. Appl. No. 11/714,465. |
Shaviv et al., “Conformal Films on Semiconductor Substrates” Novellus Systems, Inc., U.S. Appl. No. 12/467,200, filed May 15, 2009. |
Notice of Allowance, mailed Sep. 18, 2009 for U.S. Appl. No. 11/903,487 and Allowed Claims. |
D'Couto et al. J. Vac. Sci. Technol. B. 2001, 19(1), pp. 244-249. |
Notice of Allowance, mailed Nov. 9, 2009 for U.S. Appl. No. 11/701,984 and Allowed Claims. |
CN patent application No. CN1567548, English abstract. |
U.S. Office Action for U.S. Appl. No. 12/154,984, mailed Oct. 6, 2009. |
D'Couto et al. J.Vac.Sci.Technol. B. 2001, 19(1), pp. 244-249. |
U.S. Final Office Action for U.S. Appl. No. 11/588,586 mailed Nov. 4, 2009. |
Rozbicki et al., “Multistep Method of Depositing Metal Seed Layers” Novellus Systems, Inc., U.S. Appl. No. 12/699,738, filed Feb. 3, 2010. |
U.S. Office Action mailed Feb. 4, 2010 for U.S. Appl. No. 11/807,179. |
U.S. Office Action mailed Mar. 2, 2010 for U.S. Appl. No. 11/807,182. |
U.S. Office Action mailed Mar. 5, 2010 for U.S. Appl. No. 11/807,178. |
U.S. Notice of Allowance mailed Mar. 8, 2010 for U.S. Appl. No. 11/714,465. |
U.S. Final Office Action mailed Mar. 11, 2010 for U.S. Appl. No. 12/122,118. |
U.S. Final Office Action mailed Apr. 15, 2010 for U.S. Appl. No. 12/154,984. |
U.S. Office Action mailed May 12, 2010 for U.S. Appl. No. 11/807,183. |
Rozbicki et al., “Barrier First Method for Single Damascene Trench Applications,” Novellus Systems, Inc., U.S. Appl. No. 12/764,870, filed Apr. 21, 2010. |
Notice of Allowance mailed Mar. 24, 2010, for U.S. Appl. No. 11/588,586. |
U.S. Office Action mailed Jul. 30, 2010 for U.S. Appl. No. 12/122,118. |
Notice of Allowance mailed Jul. 27, 2010 for U.S. Appl. No. 11/807,179. |
U.S. Final Office Action mailed Sep. 14, 2010 for U.S. Appl. No. 11/807,182. |
Notice of Allowance mailed Sep. 27, 2010 for U.S. Appl. No. 11/807,178. |
Notice of Allowance mailed Nov. 1, 2010 for U.S. Appl. No. 11/807,183. |
U.S. Office Action mailed Nov. 12, 2010 for U.S. Appl. No. 11/830,777. |
U.S. Final Office Action mailed Nov. 15, 2010 for U.S. Appl. No. 12/122,118. |
Notice of Allowance mailed Nov. 30, 2010 for U.S. Appl. No. 11/807,182. |
Pradhan et al., “Method and Apparatus for Increasing Local Plasma Density in Magnetically Confined Plasma,” Novellus Systems, Inc., U.S. Appl. No. 13/033,349, filed Feb. 23, 2011. |
Pradhan et al., “Atomic Layer Profiling of Diffusion Barrier and Metal See Layers,” Novellus Systems, Inc., U.S. Appl. No. 12/910,623, filed Oct. 22, 2010. |
U.S. Final Office Action mailed Apr. 15, 2011 for U.S. Appl. No. 11/830,777. |
U.S. Office Action dated Apr. 14, 2011for U.S. Appl. No. 12/764,870. |
Notice of Allowance mailed Jun. 27, 2011 for U.S. Appl. No. 11/830,777. |
Notice of Allowance mailed May 25, 2011 for U.S. Appl. No. 12/122,118. |
U.S. Office Action mailed Aug. 9, 2011 for U.S. Appl. No. 12/467,200. |
U.S. Office Action mailed Aug. 9, 2011 for U.S. Appl. No. 11/977,355. |
U.S. Final Office Action mailed Nov. 16, 2011 for U.S. Appl. No. 12/764,870. |
U.S. Final Office Action mailed Dec. 15, 2011 for U.S. Appl. No. 11/977,355. |
U.S. Office Action mailed Dec. 19, 2011 for U.S. Appl. No. 12/699,738. |
U.S. Final Office Action mailed Feb. 28, 2012 for U.S. Appl. No. 12/467,200. |
U.S. Notice of Allowance dated May 11, 2012 issued in U.S. Appl. No. 12/764,870. |
U.S. Final Office Action mailed Apr. 9, 2012, issued in U.S. Appl. No. 12/699,738. |
U.S. Declaration of Interference dated May 25, 2012, Patent Interference No. 105,898 (U.S. Pat. 6,607,977 vs. U.S. Appl. No. 11/733,671). |
U.S. Notice of Allowance dated Jun. 25, 2012 issued in U.S. Appl. No. 12/699,738. |
Supplemental Notice of Allowability dated Jul. 20, 2012 issued in U.S. Appl. No. 12/699,738. |
U.S. Notice of Allowance dated Jul. 6, 2012 issued in U.S. Appl. No. 12/467,200. |
Chiang et al., U.S. Appl. No. 08/978,792, filed Nov. 26, 1997. |
U.S. Appl. No. 12/154,984, “Methods and apparatus for depositing titanium based diffusion barrier films,” filed May 28, 2008. |
U.S. Appl. No. 12/699,738, “Multistep method of depositing metal seed layers,” filed Feb. 3, 2010. |
US Notice of Allowance, dated Jan. 23, 2003, issued in U.S. Appl. No. 09/862,539. |
US Notice of Allowance, dated Dec. 4, 2002, issued in U.S. Appl. No. 09/776,704. |
US Notice of Allowance, dated May 7, 2003, issued in U.S. Appl. No. 09/816,847. |
US Notice of Allowance, dated Oct. 23, 2002, issued in U.S. Appl. No. 09/965,471. |
US Notice of Allowance, dated Mar. 24, 2003, issued in U.S. Appl. No. 09/965,472. |
US Office Action, dated Oct. 3, 2005, issued in U.S. Appl. No. 10/804,353. |
US Office Action, dated Apr. 14, 2011, issued in U.S. Appl. No. 12/764,870. |
US Notice of Allowance, dated Aug. 20, 2012, issued in U.S. Appl. No. 12/764,870. |
US Office Action, dated Nov. 30, 2012, issued in U.S. Appl. No. 12/764,870. |
US Notice of Allowance, dated Mar. 10, 2003, issued in U.S. Appl. No. 09/975,612. |
US Notice of Allowance, dated Sep. 3, 2004, issued in U.S. Appl. No. 10/289,237. |
US Notice of Allowance, dated Sep. 4, 2009, issued in U.S. Appl. No. 11/473,618. |
US Notice of Allowance, dated Jun. 27, 2011, issued in U.S. Appl. No. 11/830,777. |
US Office Action, dated Nov. 14, 2008, issued in U.S. Appl. No. 11/701,984. |
Rozbicki et al. v. Chiang et al., Patent Interference 105,898, Chiang List of Proposed Motions dated Aug. 20, 2012. |
Schiller, S. et al., “High-rate vapor deposition and large systems for coating processes,” J.Vac.Sci.Technol., vol. 5, Iss. 4, Jul.-Aug. 1987, pp. 2239-2245. |
Thornburg, D. D. et al., “Temperature Changes in Thin Films during Growth by Physical Vapor Deposition. II. Experimental,” J.Appl.Phys., vol. 42, Iss. 10, Sep. 1971, pp. 4071-4079. |
U.S. Appl. No. 14/171,590, filed Feb. 3, 2014, entitled “Method of Depositing a Diffusion Barrier for Copper Interconnect Applications.” |
U.S. Appl. No. 13/619,077, filed Sep. 14, 2012, entitled “Conformal Films on Semiconductor Substrates.” |
U.S. Resubmission of Request for Declaration of Interference dated Apr. 10, 2007, U.S. Pat. 6,607,977 vs. U.S. Appl. No. 11/733,671. |
Rozbicki et al. v. Chiang et al., Patent Interference No. 105,898, BPAI Decision on Motions dated Jun. 26, 2013. |
Rozbicki et al. v. Chiang et al., Patent Interference No. 105,898, BPAI Judgement on Priority, Jul. 30, 2013. |
Rozbicki et al. v. Chiang et al., Patent Interference No. 105,898, Bpai Decision on Request for Rehearing, Jul. 16, 2013. |
US Office Action, dated Sep. 19, 2013, issued in U.S. Appl. No. 13/904,464. |
US Notice of Allowance, dated Jan. 10, 2014, issued in U.S. Appl. No. 13/904,464. |
US Notice of Allowance, dated Jan. 9, 2013, issued in U.S. Appl. No. 13/033,349. |
US Office Action, dated Apr. 5, 2013, issued in U.S. Appl. No. 12/910,623. |
US Final Office Action, dated Oct. 25, 2013, issued in U.S. Appl. No. 12/910,623. |
US Notice of Allowance, dated Mar. 3, 2014, issued in U.S. Appl. No. 12/910,623. |
Number | Date | Country | |
---|---|---|---|
Parent | 11558693 | Nov 2006 | US |
Child | 12391719 | US |