CAPSULE FOR SEMICONDUCTOR COMPONENTS

Abstract

The present invention relates to a capsule (1) for at least one high power transistor chip (17) for high frequencies, comprising an electrically and thermally conductive flange (10), at least two electrically insulating substrates (15), and at least two electrical connections (16), and a cover member, where the high power transistor chip (17) is arranged on the flange (10). The high power transistor chip (17) and the electrically insulating substrates (15) are arranged on the flange (10). The electrical connections (16) are arranged on electrically insulating substrates (15) and the electrically insulating substrates (15) are connected to the flange (10) and open and separate from the high power transistor chip (17).

Description

[0001] The present invention relates to a capsule for semiconductor components and more particularly to a capsule for high frequency power transistors, such as LDMOS-transistors, with which maximum thermal conduction is required and which can be surface soldered.

BACKGROUND OF THE INVENTION

[0002] High frequency power transistors for use with, e.g. power stages for base radio transmitters for mobile telephones or with high frequency radio transmitters, such as ground transmitters for digital radio and analogue TV are mainly of two types, namely bipolar and LDMOS types. A bipolar-type transistor has to be mounted on an electric insulator, whereas LDMOS-type transistors can be mounted on an underlying electrically conductive surface.

[0003] Encapsulation of LDMOS-transistors is typically effected with the aid of a ceramic electrical insulator in the form of a frame which encloses the transistor. The LDMOS-transistor is mounted on an electrically conductive so-called flange. Connected to the electrically insulating frame are connections which are used as conductors between at least one circuit board and the transistor. The ceramic insulator may be constructed from alumina, since the thermal flow will not pass through the ceramic material.

[0004] One of the problems with know techniques is that the flange must comprise CuW (a composite of copper and tungsten) in order to achieve an effective match between a linear expansion of the ceramic and linear expansion of the flange. The CuW-flange is relatively expensive and has only half the electrical conductivity of copper. Another problem is that the electrically insulating frame becomes weak and is liable to crack in the manufacture of the capsule, due to the differences in the thermal expansion between the frame and the flange, which results in a low yield and in a very expensive capsule. Furthermore, it is not possible to surface solder present day power transistor capsules.

SUMMARY OF THE INVENTION

[0005] One problem with known capsules for high frequency transistors is that they include a narrow electrically insulating ceramic frame which can crack easily in the manufacture of the capsule.

[0006] Another problem is that a so-called flange requires a special material, such as CuW, in order to obtain the best possible match between the linear expansion of the flange and the linear expansion of the ceramic frame.

[0007] Yet another problem is that CuW does not have satisfactory electrical conductivity.

[0008] The present invention addresses these problems through the medium of a capsule for at least one high frequency, high power transistor chip that includes an electrically conductive and thermally conductive flange, at least two electrically insulating substrates, at least two electrical connections, and a cover member, wherein the high power transistor chip and the electrically insulating substrates are arranged on the flange, and wherein the electrical connections are arranged on the electrically insulating substrate. The electrically insulating substrates are arranged to partially enclose the chip.

[0009] The flange may conveniently be made of copper. In a preferred embodiment, when the inventive shall be surface soldered the electrically insulating substrates are arranged on at least two side edges of the flange. The substrate is metallised from an upper side thereof, around one edge and down to an underside thereof.

[0010] The difference in linear expansion between the flange material and the substrate material may be large without danger of the substrates cracking, due to the fact that the substrates can be given a small size.

[0011] The object of the present invention is to provide a capsule that has better thermal conductivity and that is cheaper than its prior art counterpart, and which can also be surface soldered.

[0012] One advantage afforded by the invention is that copper can be used in the flange.

[0013] Another advantage is that there is no danger of the electrically insulating substrates splitting after having been hard soldered to the flange.

[0014] The invention will now be described in more detail with reference to exemplifying embodiments thereof and also with reference to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0015] FIG. 1 is a side-on sectioned view of a known capsule minus its cover member.

[0016] FIG. 2 shows the capsule of FIG. 1 from above, minus its cover member.

[0017] FIG. 3 is a side-on sectioned view of another embodiment of the capsule, minus its cover member.

[0018] FIG. 4 is a side-on view of another embodiment of the inventive capsule, minus its cover member.

[0019] FIG. 5 illustrates the capsule of FIG. ? or FIG. ? seen from above, minus its cover member.

[0020] FIG. 6 illustrates the capsule of FIG. ? or FIG. ? from above, minus its cover member.

[0021] FIG. 7 is a sectioned side-on view of another embodiment of the inventive capsule minus its cover member.

[0022] FIG. 8 is a sectioned side-on view of still another embodiment of the inventive capsule, minus its cover member.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

[0023] FIG. 1 is a side-on sectioned view of a known capsule, minus its cover member. The capsule 1 includes a flange 10, an electric ally insulating substrate 15, two electrical connections 16, and a high frequency transistor chip 17 with associated connection conductors 18. The flange 10 is produced from an electrically conductive material whose coefficient of linear expansion is adapted to the material in the electrically insulating substrate 15. Although not shown, the capsule also includes a cover member.

[0024] FIG. 2 shows the known capsule of FIG. 1 from above. It will be evident from this perspective view that the electrically insulating substrate 15 is arranged around the high frequency transistor chip 17 in a frame-like configuration. It will also be seen that the flange includes a pair of holes 20. These holes are used to connect the flange 10 to a cooler by means of a pair of screws or rivets

[0025] FIG. 3 is a side-on sectioned view of an inventive capsule minus its cover member. In this embodiment, the electrically insulating substrates 15 are accommodated in two recesses on the side edges of the flange 10. As apparent from FIG. 3, the substrates 15 may have the same height as the flange 10 to which they are connected. The electrically insulating substrates of the FIG. 3 embodiment are provided with electrical connections 16 in the form of a metallisation from one upper side, around the side edge and on an underside, so as to obtain an electrical connection of low inductance between the upper side and the under side of the capsule.

[0026] FIG. 4 is a side view of the embodiment shown in FIG. 3. FIG. 5 shows the embodiment of FIG. 3 and FIG. 4 from above. It will be evident from FIGS. 4 and 5 that a gap has been left between the metallisation and the flange 10, so as to avoid contact therebetween. The electrically insulating substrates can be metallised, by printing ? in a manner which is well known to those skilled in this art and which will not therefore be described in detail.

[0027] FIG. 6 shows another embodiment an inventive capsule from above, minus its cover member. In this embodiment, the electrically insulating substrates have been arranged along the full extension of the side edges of the flange instead of in said recesses. As evident from FIG. 5, the metallisation that forms the electrical connections on the substrates may be somewhat incomplete, in other words the surfaces need not be fully covered. However, the metallisation may not come into contact with the flange 10.

[0028] FIG. 7 is a side-on sectioned view of another embodiment of an inventive capsule minus its cover member. In this embodiment, the electrically insulating substrate 15 and the edge of the flange to which the substrate shall be connected is modified with the intention of simplifying manufacture. In the FIG. 7 embodiment, the connecting surfaces of the flange 10 and the substrate 15 have been adapted to one another in step-like configuration. This simplifies joining of the flange to the substrate and allows the underside to be flat.

[0029] A possibility of improving the performance of the capsule lies in placing so-called vias 25 through the electrically insulating substrate 15 in accordance with FIG. 8. Such vias will reduce a series inductance in the electrical connections.

[0030] The flange may include a number of screw holes 20 or apertures for mounting a circuit board or a cooler. However, the flange may alternatively be soldered to a circuit board, therewith obviating the need for screw holes.

[0031] Each electrically insulating substrate may include one or more electrical connections 16.

[0032] Copper, copper-diamond -composite, copper-molybdenum-copper -composite, copper-tungsten-copper -composite are examples of materials that have good thermal conductivity and are conceivably suitable as flange material.

[0033] It will be understood that the invention is not limited to the described and exemplifying embodiments thereof and that modifications can be made within the scope of the following claims.

Claims

1. A capsule for at least one high power transistor chip (17) for high frequencies, comprising an electrically and thermally conductive flange (10), at least two electrically insulating substrates (15), and least two electrical connections (16), and a cover member, wherein the high power transistor chip (17) is arranged on the flange (10) and wherein the electrical connections (16) are arranged on the electrically insulating substrates (15), characterized in that the electrically insulating substrates (15) are arranged in connection with the flange (10) and open and separate from the high power transistor chip (17).

2. A capsule according to claim 1, characterized in that the flange is made of copper.

3. A capsule according to claim 1, characterized in that the flange (10) is comprised of either a copper-molybdenum-copper -composite or a copper-tungsten-copper-composite or a copper-diamond-composite.

4. A capsule according to claim 2 or claim 3, characterized in that the electrically insulating substrates (15) are disposed along a recess on at least one of the flange side edges.

5. A capsule according to claim 2 or claim 3, characterized in that the electrically insulating substrates (15) are disposed along the full extension of the side edges of said flange (10).

6. A capsule according to claim 1 or claim 2, characterized in that the electrically insulating substrates (15) are metallised from an upper side, around the side edge and down to an under side.

7. A capsule according to claim 4 or claim 5, characterized in that the electrically insulating substrates (15) include electrically conductive vias that extend from the upper side to the under side of the electrically insulating substrates (15).

8. A capsule according to claim 6 or claim 7, characterized in that the side edge of the electrically insulating substrate (15) to be connected to the flange (10) has a geometrical shape that is adapted to the shape and size of a side edge of the flange (10), so as to enable an upper side and an under side of the flange and of the electrically insulating substrate respectively to be brought readily into mutually the same plane.

9. A capsule according to claim 8, characterized in that said geometric configuration is a stepped configuration.