Chamber member of a plasma source and pedestal with radially outward positioned lift pins for translation of a substrate c-ring

Information

  • Patent Grant
  • 10699878
  • Patent Number
    10,699,878
  • Date Filed
    Thursday, February 9, 2017
    7 years ago
  • Date Issued
    Tuesday, June 30, 2020
    4 years ago
Abstract
A chamber member of a plasma source is provided and includes a sidewall, a transition member, a top wall and an injector connecting member. The sidewall is cylindrically-shaped and surrounds an upper region of a substrate processing chamber. The transition member is connected to the sidewall. The top wall is connected to the transition member. The injector connecting member is connected to the top wall, positioned vertically higher than the sidewall, and configured to connect to a gas injector. Gas passes through the injector connecting member via the gas injector and into the upper region of the substrate processing chamber. A center height to low inner diameter ratio of the chamber member is 0.25-0.5 and/or a center height to outer height ratio of the chamber member is 0.4-0.85.
Description
FIELD

The present disclosure relates to substrate processing, and more particularly to structures of a plasma source and pedestal.


BACKGROUND

The background description provided here is for the purpose of generally presenting the context of the disclosure. Work of the presently named inventors, to the extent it is described in this background section, as well as aspects of the description that may not otherwise qualify as prior art at the time of filing, are neither expressly nor impliedly admitted as prior art against the present disclosure.


Substrate processing systems may be used to etch film on a substrate such as a semiconductor wafer. The substrate processing systems typically include a substrate processing chamber, a gas distribution device and a substrate support. During processing, the substrate is arranged on the substrate support. Different gas mixtures may be introduced into the substrate processing chamber and radio frequency (RF) plasma may be generated to activate chemical reactions. The RF plasma may be an inductively coupled plasma (ICP) or a transformer coupled plasma (TCP). The ICP or TCP may be provided by a plasma source as a result of charging one or more coils. The plasma source includes an upper portion of a substrate processing chamber and the one or more coils.


A chamber member of an ICP source may be cylindrically-shaped or dome-shaped. A chamber member of a TCP source may be flat-shaped. A cylindrically-shaped chamber member of an ICP source has coils located around a circumference of the chamber member. A dome-shaped chamber member of an ICP source is spherically-shaped and has coils disposed above the chamber member. A flat-shaped chamber member of a TCP source includes a flat circular dielectric window above which coils are mounted.


Plasma sources with cylindrical, dome and flat shaped chamber members have associated disadvantages. The disadvantage of the cylindrically-shaped chamber member is that all of the corresponding coils are located around the circumference of a cylinder, which does not allow for adjusting a radial plasma density from a center (e.g., vertical centerline extending through a center of the cylindrically-shaped chamber) to an outer circumferential edge of the cylindrically-shaped chamber member.


The dome-shaped chamber member may have a center mounted coil and an outer mounted coil. The center mounted coil may be located near a top and center of the dome-shaped chamber member. The outer mounted coil may be located further down on and near a perimeter of the dome-shaped chamber. The disadvantage of the dome-shaped chamber member is that a larger distance exists between the center mounted coil and a center of a substrate as compared to a distance between the outer mounted coil and the substrate. This longer distance in the center of the corresponding plasma source can result in longer residence times for plasma species generated in the center versus the outer edge. This affect is more pronounced when high pressure gases are supplied and/or when electronegative gases are supplied due to localized areas with high density plasma.


The disadvantage of the flat-shaped chamber member is that the corresponding coils are typically located a considerable distance away from the plasma due to a thick dielectric window (e.g., 1-2 inches in thickness). The dielectric window is thick to withstand mechanical forces generated by a difference in pressure across the dielectric window. The physical separation between the chamber member and the plasma reduces efficiency of the corresponding TCP source because mutual inductance between the coils and plasma is decreased. This results in increased current flowing through the coils and increased copper loss (i.e. increased magnetic field loss). The further away the coils are from an interior chamber region of the chamber member the more magnetic field loss and thus the more current needed to provide the required magnetic field in the interior chamber region.


SUMMARY

A chamber member of a plasma source is provided and includes a sidewall, a transition member, a top wall and an injector connecting member. The sidewall is cylindrically-shaped and surrounds an upper region of a substrate processing chamber. The transition member is connected to the sidewall. The top wall is connected to the transition member. The injector connecting member is connected to the top wall, positioned vertically higher than the sidewall, and configured to connect to a gas injector. Gas passes through the injector connecting member via the gas injector and into the upper region of the substrate processing chamber. A center height to low inner diameter ratio of the chamber member is 0.25-0.5 and/or a center height to outer height ratio of the chamber member is 0.4-0.85.


In other features, a pedestal is provided and includes a radio frequency electrode, lift pins, a c-ring, insulators, and a ground shield. The lift pins are located radially outside the radio frequency electrode. The c-ring receives a substrate, where the lift pins move the c-ring relative to the pedestal. The radio frequency electrode, the lift pins, and the insulators are disposed in the ground shield, where the insulators isolate the radio frequency electrode from the lift pins and the ground shield.


Further areas of applicability of the present disclosure will become apparent from the detailed description, the claims and the drawings. The detailed description and specific examples are intended for purposes of illustration only and are not intended to limit the scope of the disclosure.





BRIEF DESCRIPTION OF THE DRAWINGS

The present disclosure will become more fully understood from the detailed description and the accompanying drawings, wherein:



FIG. 1 is a functional block diagram of an example of a substrate processing system according to an embodiment of the present disclosure;



FIG. 2 is a perspective cross-sectional view of an upper portion of a substrate processing chamber according to an embodiment of the present disclosure;



FIG. 3 is a cross-sectional side view of a dome-shaped chamber portion of a traditional plasma source;



FIG. 4 is a cross-sectional side view of the upper portion of the substrate processing chamber of FIG. 2 identifying certain heights and a diameter;



FIG. 5 is a cross-sectional side view of a plasma source including the upper portion of the substrate processing chamber of FIG. 2 illustrating an example coil implementation according to an embodiment of the present disclosure;



FIG. 6 is a schematic view of a serial coil configuration according to an embodiment of the present disclosure;



FIG. 7 is a schematic view of a parallel coil configuration according to an embodiment of the present disclosure;



FIG. 8 is a functional block and cross-sectional side view of a chamber portion of a plasma source having independently controlled coils according to an embodiment of the present disclosure;



FIG. 9 is a cross-sectional side view of a portion of a chamber including a plasma source and a ground separation shield according to an embodiment of the present disclosure;



FIG. 10 is a cross-sectional side view of a chamber portion of a plasma source including a diffuser according to an embodiment of the present disclosure;



FIG. 11 is a cross-sectional side view of a chamber portion of a plasma source including a diffuser and a side upward injector according to an embodiment of the present disclosure;



FIG. 12 is a cross-sectional side view of a chamber portion of a plasma source including a diffuser and a side downward injector according to an embodiment of the present disclosure;



FIG. 13 is a cross-sectional side view of a chamber portion of a plasma source including a diffuser and a side downward injector and distribution plate according to an embodiment of the present disclosure;



FIG. 14 is a bottom view of a showerhead according to an embodiment of the present disclosure;



FIG. 15 is a cross-sectional side view of a pedestal incorporating insulators and a ground shield according to an embodiment of the present disclosure;



FIG. 16 is a cross-sectional side view of a pedestal incorporating lift pins and a c-ring according to an embodiment of the present disclosure;



FIG. 17 is a functional block and cross-sectional side view of a pedestal system illustrating z-motion of pedestal and substrate; and



FIG. 18 illustrates a method of operating a substrate processing system according to an embodiment of the present disclosure.





In the drawings, reference numbers may be reused to identify similar and/or identical elements.


DETAILED DESCRIPTION

Examples are disclosed herein for improved etching uniformity of a substrate including edge uniformity and tunable radial uniformity. The improved etching uniformity is prodded with reduced risk of substrate damage due to plasma and allows for various options for injecting gas into a substrate processing chamber. The examples include chamber members of plasma sources with geometries and corresponding coil configurations that allow for controlled and uniform generation of plasma across a substrate. The plasma sources allow for controlled densities of the plasma near a center of the plasma sources unlike traditional plasma sources with dome-shaped chamber members. The disclosed plasma sources place center coils closer to substrates than traditional plasma sources with dome-shaped chamber members. This reduces residence time of plasma between top center surfaces of the disclosed chamber members and substrates. Residence time refers to an amount of time for plasma to pass between areas adjacent to the top center surfaces and centers of corresponding substrates.


The examples also provide pedestal designs that allow for easy removal of substrates from pedestals. The pedestal designs include lift pins that do not pass through an RF electrode and/or plate. This improves thermal and RF uniformity across the pedestal and backsides (sides facing the pedestal) of substrates. The pedestal designs also reduce risk of arcing in lift pin areas since the lift pins are not located in areas where RF energy is emitted.


Referring now to FIG. 1, an example of a substrate processing system 100 with a substrate processing chamber 101 for etching a film layer of a substrate according to the present disclosure is shown. While a specific substrate processing chamber is shown and described, the methods described herein may be implemented on other types of substrate processing systems. Although FIG. 1 shows the substrate processing system 100 having various features, one or more of these features may be different and/or may not be included. Examples of alternative embodiments are shown and described with respect to FIGS. 2-17.


Referring again to FIG. 1, the substrate processing chamber 101 includes a lower chamber region 102 and an upper chamber region 104. The lower chamber region 102 is defined by chamber sidewall surfaces 108, a chamber bottom surface 110 and a lower surface of a gas distribution device 114. An upper portion (or chamber member) 118 of the substrate processing chamber 101 in combination with corresponding coils (examples of which are described below) may be referred to as a plasma source and may provide an ICP.


The upper chamber region 104 is defined by an upper surface of the gas distribution device 114 and an inner surface of the upper portion 118. In some examples, the upper portion 118 rests on a first annular support 121. In some examples, the first annular support 121 includes one or more spaced holes 123 for delivering process gas to the upper chamber region 104, as will be described further below. In some examples, the process gas is delivered by the one or more spaced holes 123 in an upward direction at an acute angle relative to a plane including the gas distribution device 114, although other angles/directions may be used. In some examples, a gas flow channel 134 in the first annular support 121 supplies gas to (i) the one or more spaced holes 123, and/or (ii) one or more channels or injectors 136, which direct the gas upward (indicated by arrow 138) to mix with gas and/or plasma in the upper chamber region 104.


The first annular support 121 may be disposed above and/or on a second annular support 125. The second annular support 125 defines one or more spaced holes 127 for delivering process gas from a gas flow channel 129 to the lower chamber region 102. In some examples, holes 131 in the gas distribution device 114 align with the holes 127. In other examples, the gas distribution device 114 has a smaller diameter and the holes 131 are not needed. In some examples, the process gas is delivered by the one or more spaced holes 127 in a downward direction towards a substrate 126 at an acute angle relative to the plane including the gas distribution device 114, although other angles/directions may be used.


In other examples, the upper chamber region 104 is cylindrical with a flat top surface. In still other examples, a single chamber may be used with a spacer located between a showerhead 128 and a substrate support 122.


The substrate support 122 is arranged in the lower chamber region 102. In some examples, the substrate support 122 includes an electrostatic chuck (ESC), although other types of substrate supports can be used. A substrate 126 is arranged on an upper surface of the substrate support 122 during etching. In some examples, a temperature of the substrate 126 may be controlled by heating elements (or a heater plate) 133, an optional cooling plate with fluid channels and one or more sensors (not shown); although any other suitable substrate support temperature control system may be used.


In some examples, the gas distribution device 114 includes a showerhead (for example, a plate 128 having a plurality of spaced holes 129 is shown). The plurality of spaced holes 129 extend from the upper surface of the plate 128 to the lower surface of the plate 128. In some examples, the spaced holes 129 have a diameter in a range from 0.4″ to 0.75″ and the showerhead is made of a conducting material such as aluminum or a non-conductive material such as ceramic with an embedded electrode made of a conducting material.


One or more inductive coils 140 may be arranged around an outer portion of the upper portion 118. When energized, the one or more inductive coils 140 create an electromagnetic field inside of the upper portion 118. In some examples, an upper coil and a lower coil are used. A gas injector 142 injects one or more gas mixtures from a gas delivery system 150-1.


In some examples, a gas delivery system 150-1 includes one or more gas sources 152, one or more valves 154, one or more mass flow controllers (MFCs) 156, and a mixing manifold 158, although other types of gas delivery systems may be used. A gas splitter (not shown) may be used to vary flow rates of a gas mixture. Another gas delivery system 150-2 may be used to supply an etch gas or an etch gas mixture to the gas flow channels 129 and/or 134 (in addition to or instead of etch gas from the gas injector 142).


Suitable gas delivery systems are shown and described in commonly assigned U.S. patent application Ser. No. 14/945,680, entitled “Gas Delivery System” and filed on Dec. 4, 2015, which is hereby incorporated by reference in its entirety. Suitable single or dual gas injectors and other gas injection locations are shown and described in commonly assigned U.S. Provisional Patent Application Ser. No. 62/275,837, entitled “Substrate Processing System with Multiple Injection Points and Dual Injector” and filed on Jan. 7, 2016, which is hereby incorporated by reference in its entirety.


In some examples, the gas injector 142 includes a center injection location that directs gas in a downward direction and one or more side injection locations that inject gas at an angle with respect to the downward direction. In some examples, the gas delivery system 150-1 delivers a first portion of the gas mixture at a first flow rate to the center injection location and a second portion of the gas mixture at a second flow rate to the side injection location(s) of the gas injector 142. In other examples, different gas mixtures are delivered by the gas injector 142. In some examples, the gas delivery system 150-1 delivers tuning gas to the gas flow channels 129 and 134 and/or to other locations in the processing chamber as will be described below.


A plasma generator 170 may be used to generate RF power that is output to the one or more inductive coils 140. Plasma 190 is generated in the upper chamber region 104. In some examples, the plasma generator 170 includes an RF generator 172 and a matching network 174. The matching network 174 matches an impedance of the RF generator 172 to the impedance of the one or more inductive coils 140. In some examples, the gas distribution device 114 is connected to a reference potential such as ground. A valve 178 and a pump 180 may be used to control pressure inside of the lower and upper chamber regions 102, 104 and to evacuate reactants.


A controller 176 communicates with the gas delivery systems 150-1 and 150-2, the valve 178, the pump 180, and/or the plasma generator 170 to control flow of process gas, purge gas, RF plasma and chamber pressure. In some examples, plasma is sustained inside the upper portion 118 by the one or more inductive coils 140. One or more gas mixtures are introduced from a top portion of the substrate processing chamber 101 using the gas injector 142 (and/or holes 123) and plasma is confined within the upper portion 118 using the gas distribution device 114.


Confining the plasma in the upper portion 118 allows volume recombination of plasma species and effusing desired etchant species through the gas distribution device 114. In some examples, there is no RF bias applied to the substrate 126. As a result, there is no active sheath on the substrate 126 and ions are not hitting the substrate 126 with any finite energy. Some amount of ions will diffuse out of the plasma region through the gas distribution device 114. However, the amount of plasma that diffuses is an order of magnitude lower than the plasma located inside the upper portion 118. Most of ions in the plasma are lost by volume recombination at high pressures. Surface recombination loss at the upper surface of the gas distribution device 114 also lowers ion density below the gas distribution device 114.


In other examples, the substrate processing system 100 includes an RF bias generator 186 and a matching network 188. The RF bias generator 186 generates a RF bias that can be used to create plasma between the gas distribution device 114 and the substrate support 122 or to create a self-bias on the substrate 126 to attract ions. The controller 176 may control the RF bias. The output frequencies of the RF bias generator 186 and/or the matching network 188 may be 0.5-60 mega-hertz (MHz).


Although the substrate processing system 100 is primarily described as operating with an ICP source, the substrate processing system 100 may also or alternatively operate as a capacitively-coupled plasma (CCP) reactor and/or a parallel plate reactor, where a RF electrode of the substrate support 122 is serves as a lower plate and the showerhead 128 or the chamber member of the plasma source serves as the upper plate depending on whether the showerhead 128 is included.


Referring now also to FIG. 2, which shows a perspective cross-sectional view of an upper portion 200 of a substrate processing chamber. The upper portion 200 may replace the upper portion 118 of FIG. 1 and may be referred to as a chamber portion or member of a plasma source. The upper portion 200 may be formed of ceramic, quartz, and/or other suitable dielectric material. The upper portion 200 may be referred to as a “squashed” chamber portion. The upper portion 200 is not dome-shaped, spherically-shaped, or hemispherically-shaped. The upper portion 200 includes a sidewall 202, a transition member 204, a top wall 206, and an injector connecting member 208. Although shown as a single element, the upper portion 200 may include multiple distinct elements. For example, the elements 202, 204, 206, 208 may be separately formed and connected together or may be formed as a part of a single element, as shown.


The sidewall 202 may be cylindrically-shaped and oriented in a vertical direction relative to the first annular support 121, the substrate support 122, and/or other horizontally oriented element of the substrate processing system 100. The transition member 204 connects the sidewall 202 to the top wall 206 and sets an angle α between the sidewall 202 and the top wall 206. The angle α may be between 100-145° depending on which portion of the top wall the angle α is being determined from. In one embodiment, the angle α is 115-135°. A cross-section of the top wall 206 and/or a portion of the cross-section of the top wall 206 may be semi-linear or linear shaped. The top wall 206 extends between the transition member 204 and the injector connecting member 208. The top wall 206 may be concave-shaped and/or hemisperically-shaped. The top wall 206 is not spherically-shaped. The elements 202, 204, 206, and/or 208 may have a same thickness.


In another embodiment, the angle α between sidewall 202 and the top wall 206 may be smaller than shown in FIG. 2 and/or a cross-section of the top wall 206 may be more linear-shaped than shown in FIG. 2. A cross-section of the top wall may be linear-shaped between the transition member 204 and the injector connecting member 208. As a result, a top portion of the upper portion 200 may be flatter in shape than shown in FIG. 2.


Referring now to FIGS. 3-4, which show cross-sectional views of a dome-shaped chamber portion 220 of a traditional plasma source and a chamber portion 230 of a plasma source disclosed herein. The dome-shaped chamber portion 220 may have a center height to low inner diameter ratio of 0.6. The center height refers to a height between (i) a bottom of the dome-shaped chamber portion 220 or a top surface of the support plate 222 and (ii) a bottom of the injector 224. The low inner diameter refers to an inner diameter at a bottom of the dome-shaped chamber portion 220. The low inner diameter is shown by arrow 225. The chamber portion 230 may have a center height to low inner diameter ratio of 0.25-0.5 depending on a height of sidewall 232. The center height refers to a height between (i) a bottom of the chamber portion 230 or a top surface of the support plate 234 and (ii) a bottom of the injector 236. The low inner diameter is identified by arrow 235. In one embodiment, the center height to low inner diameter ratio of the chamber portion 230 is 0.35-0.45. In another embodiment, the center height to low inner diameter ratio is 0.4. In one embodiment, the low inner diameter 235 is greater than or equal to a diameter of a substrate being processed below the chamber portion 230.


The dome-shaped chamber portion 220 may have an outer height to center height ratio of 0.18. The chamber portion 230 may have an outer height to center height ratio of 0.4-0.85. In one embodiment, the chamber portion 230 has an outer height to center height ratio of 0.5-0.6. In another embodiment, the chamber portion 230 has an outer height to center height ratio of 0.55. The outer height for the dome-shaped chamber portion 220 refers to height between (i) a bottom of the dome-shaped chamber portion 220 or a top surface of the support plate 222 and (ii) a height at a point along the inner surface of the dome-shaped chamber portion 220 at which the dome-shaped chamber portion 220 begins to cure inward (an example point 237 is shown). The outer height and center height are represented by arrows 226 and 228. The outer height for the chamber portion 230 may refer to height between (i) a bottom of the chamber portion 230 or a top surface of the support plate 222 and (ii) a height at a point along the inner surface of the chamber portion 230 at which the chamber portion 230 begins to curve inward (an example point 239 is shown). The outer height may be equal to a height of the sidewall 232. The outer height and the center height are represented by arrows 238, 240.



FIG. 5 shows a plasma source 250 that includes the upper portion 200, center (inner) coils 252 and outer (edge) coils 254. The center coils 252 are located above a center area of the chamber member 251, around an injector 256 and an injector connecting member 258, and near a top of the plasma source 250. The outer coils 254 are located around a sidewall 260 near a bottom of the plasma source 250. The coils 252, 254 provide radial control of plasma density. The ellipsis 262 represents generated plasma.


The geometries of the chamber portions of the herein disclosed plasma sources provide good plasma generation near an outer edge of plasma sources due to outer coils being placed radially outward from generated plasma. The geometries also enable good control of plasma density near a center of the chamber portions using center coils located near and above center areas of the plasma sources. These configurations also locate center plasma closer to a substrate reducing (i) residence time of plasma in center areas, and as a result (ii) differences in residence times between plasma in the center areas and plasma near substrate edges. The reduced residence times in the center areas prevents changes in the plasma that may occur during longer residence times. For example, when plasma is generated atoms may be separated. During longer residence times, some of the atoms may recombine thereby reducing effectiveness of the plasma.


The disclosed squashed-shaped design also allows coils to be closer to plasma as compared to a flat TCP configuration due to the ability to support pressure on the upper portions of substrate processing chambers with thinner wall thicknesses. For example, the thicknesses of the elements 202, 204, 206, 208 of FIG. 2 may be thinner than wall or dielectric window thicknesses of the flat TCP configuration. The elements 202, 204, 206, 208 may have thicknesses of 0.4-0.6 inches. In one embodiment, the thickness of each of the elements 202, 204, 206, 208 is 0.5 inches. The thinner upper portions of the plasma sources enables the coils to be placed closer to the plasma which increases mutual inductance and plasma source power efficiencies as less current may be supplied to the coils.


The squashed dome shape provides an efficient plasma source with good uniformity and the ability to radially tune the plasma density. The plasma sources disclosed herein provide smaller equipment foot prints with increased product yields due to improved uniformity characteristics.



FIG. 6 shows a serial coil configuration 280. The serial coil configuration 280 includes one or more inner (or center) coils 282, a first capacitance 284, one or more outer (or edge) coils 286, and a second capacitance 288. The inner coils 282 may be the center coils 252 of FIG. 5. The outer coils 286 may be the edge coils 260 of FIG. 5. The inner coil 282 may receive current from a power source, such as the RF generator 172 of FIG. 1, at terminal 290. The second capacitance may be connected to a ground terminal 292. The coils 282, 286 are connected in a series configuration with capacitances 284,288 to balance voltages near coil ends relative to ground. The serial order of the components may be changed between the terminal 290 and the ground terminal 292.


As an alternative, the inner and outer coils of any of the plasma sources disclosed herein may be connected in a parallel configuration as shown in FIG. 7. Outer coils 300 are shown connected in series with a first capacitance 302. Inner coils 304 are shown connected in series with a second capacitance 306. The parallel configuration allows the outer coils 300 to be controlled independent of the inner coils 304. The outer coils 300 may receive a different voltage and/or amount of current than the coils 304. Supply terminals 310, 312 are shown and may be connected to the matching network 174 of FIG. 1. The capacitances 302, 306 may be connected to ground. The serial order of the components may be changed between the terminals 310, 312 and the ground terminals 314.



FIG. 8 shows a chamber portion 320 of a plasma source having independently controlled coils 322, 324. The coils 322 and a first capacitance C1 may be connected in series. The coils 324 and a second capacitance C2 may be connected in series. The coils 322 and capacitance C1 are connected in parallel to the coils 324 and capacitance C2. A power source 326 may include the RF generator 172 and the matching network 174 of FIG. 1 and supplies power independently to the coils 322, 324. In one embodiment, the coils 322, 324 are powered in such a way that a ratio of power passing through coils 322 to power passing through coils 324 is controlled to alter radial density of plasma across a substrate.



FIG. 9 shows a portion of a protective enclosure 340. A plasma source 342 is located within the protective enclosure 340 and has upper chamber portion 344. The protective enclosure 340 includes a ground separation shield 346. The ground separation shield 346 divides an interior of the protective enclosure 340 into a first area 350 and a second area 352. RF components such as capacitances (e.g., the capacitances of FIGS. 6-8 and/or other RF components) are located in the first area 350. The plasma source 342, which includes the upper chamber portion 344 and coils 354, 356, is located in the second area 352.


As shown, the capacitances are located above the ground shield 346 and the plasma source 342 is located below the ground shield 346. The ground shield 346 isolates the electromagnetic fields created by the RF components located above the ground shield 346 and corresponding connections from the plasma source 342.


Connector pins 360 may be included in the first area 350 and connect and/or plug into the matching network 174 of FIG. 1 and/or power source 326 of FIG. 8. The pins 360 may be inserted through insulators 362 in a top wall 364 of the protective enclosure 340. The pins 360 may connect to the capacitances (an example capacitance 366 is shown).



FIG. 10 shows a chamber portion 370 of a plasma source including a diffuser 372. The diffuser 372 may include one or more channels for receiving gas and have openings for spreading the received gas into the chamber portion 370. If only one channel is included, the received gases may be provided to all of the holes in the diffuser 372. If more than one channel is included, than the gas in each of the channels may be provided to corresponding ones of the holes in the diffuser 372. The diffuser 372 may have any number of holes. As a result, each injected gas may be passed from one or more holes of the diffuser 372 and into the chamber portion 370.



FIG. 11 shows a chamber portion 380 of a plasma source including a diffuser 382 and a side upward injector 384. In another embodiment, gas injection into the chamber portion 380 may be from one or more holes in the diffuser 382 and/or from one or more side upward injectors (e.g., the side upward injector 384).



FIG. 12 shows a chamber portion 390 of a plasma source including a diffuser 392 and a side downward injector 394. In an embodiment, gas injection below the plasma source may be from the side downward injector 394 that injects gas below the plasma source and/or a showerhead 396 and into a substrate processing chamber. This configuration allows side injection at different angles for purpose of injecting into different areas above a substrate. This configuration also allows independent control of gas injection into the plasma source.



FIG. 13 shows a chamber portion 400 of a plasma source including a diffuser 402, a side downward injector 404, and distribution plate (or showerhead) 406. The side downward injector 404 provides gas to the distribution plate 406 rather than injecting gas below the plasma source, below the distribution plate 406 and into the corresponding substrate processing chamber. This configuration also allows independent control of gas injection into the plasma source and the substrate processing chamber.



FIG. 14 shows a bottom view of a showerhead 420. The showerhead 420 may replace other showerheads disclosed herein and may have a pattern of holes 422. The holes 422 may have diameters of greater than a predetermined diameter. The pattern of holes having the stated diameters minimizes flow resistance of gas and/or plasma between (i) an area in a plasma source and (ii) an area between the showerhead 420 and a substrate.



FIG. 15 shows of a pedestal 430 including insulators 432, a ground shield 434, a RF electrode 436, and a substrate 438. The RF electrode may include an electrostatic chuck. An open area 437 may be at atmospheric pressure and may exist (i) between the insulators 432, and (ii) between the RF electrode 436 and the ground shield 434. The insulators 432 and the RF electrode 436 are disposed in the ground shield 434. As a result, the pedestal sides and bottom of the RF electrode 436 are separated from an interior of the substrate processing chamber by the ground shield 434, which prevents parasitic plasma formation on the sides of or beneath the pedestal 430. The pedestal 430 may replace the substrate support 122 of FIG. 1.



FIG. 16 shows the pedestal 430 incorporating lift pins 450 and a c-ring 452. The lift pins 450 are used to raise and lower the c-ring 452 relative to the pedestal 430. The lift pins 450 are located radially outside of the RF electrode 436 and may slide within guides 451, which may be in one or more of the insulators 432. The RF electrode 436, the c-ring 452 and the substrate 438 may be centered on or in the pedestal 430 relative to a centerline 455, which extends vertically through the pedestal.


The c-ring 452 is provided to raise and lower a substrate (e.g., the substrate 438) relative to the pedestal 430. The c-ring 452 may be have a same or greater thickness than the substrate and has a tapered or stepped inner surface 453, which is in contact with the substrate when the substrate is set on the c-ring 452. The inner surface 453 may be shaped to receive and hold the substrate. The outer diameter of the substrate may match an inner diameter of the inner surface 453. The lift pins 450 may be translated in a z-direction (or vertically) or the pedestal 430 may be translated in the z-direction to move the c-ring 452 and thus the substrate relative to the pedestal 430. If the pedestal 430 is moved in the z-direction, bottoms of the lift pins 450 may come in contact with a bottom of the substrate processing chamber and cause the lift pins 450 to move upward relative to the pedestal 430, thereby lifting the substrate 438 off of the pedestal. Movement of the substrate 438 relative to the pedestal 430 and the shape of the c-ring 452 allow the substrate 438 to be placed on and removed from the pedestal 430 via a substrate transfer plate (or paddle). The lift pins 450 are located outside of the RF electrode 436 and are not under the substrate 438. The transfer plate may be laterally inserted in the open end of the c-ring 452.


The lift pins 450 may be translated via one or more pneumatic, electrical, and/or mechanical actuators (a single actuator 460 is shown), which may be located within the pedestal 430 and as an example below the RF electrode 436. The controller 176 may be connected to and control positions of the lift pins 450 relative to the pedestal 430. Each of the actuators and/or corresponding actuator assemblies may include a low voltage solenoid, a low voltage electrical motor, a pneumatic motor, linkages, etc.


Incorporation of the lift pins 450 outside of the RF electrode 436 provides improved thermal uniformity and RF uniformity in the RF electrode 436. This is because the RF electrode 436 does not have holes for the lift pins and gases cannot be ionized within holes of the RF electrode 436 associated with lift pins, as with a traditional pedestal. There is also less risk of arcing in lift pin areas since the lift pins 450 are not in the RF electrode 436 and are insulated from the RF electrode 436 via the insulators 432. This improves system reliability.



FIG. 17 shows a pedestal system 470 that includes the pedestal 430, a motor 472, and a drive screw assembly 474. The substrate support 122 of FIG. 1 may include and/or be implemented as the pedestal 430. The pedestal 430 may be moved in the z-direction via the motor 472 and the drive screw assembly 474. The motor 472 may be controlled by the controller 176. The RF electrode 436 may be connected to a matching network 476, which may receive RF power from the RF generator 172 of FIG. 1. The lift pins 450 may bump against a ledge 478 when the pedestal 430 is moved downward, thereby lifting the c-ring 452 and the substrate 438.


For further defined structure of the controller and/or other devices of the substrate processing system 100 of FIG. 1 see below provided method of FIG. 18 and below provided definition for the term “controller”. The substrate processing system 100 may be operated using numerous methods, an example method is illustrated in FIG. 18. In FIG. 18, a method of operating a substrate processing system is shown. Although the following tasks are primarily described with respect to the implementations of FIGS. 1-17, the tasks may be easily modified to apply to other implementations of the present disclosure. The tasks may be iteratively performed.


The method may begin at 500. At 502, a substrate is arranged on a substrate support (e.g., the substrate support 122 or the pedestal 430) in the lower chamber region 102. This may be done by moving the pedestal 430 and/or the c-ring 452 in the z-direction such that the c-ring 452 is moved away from the pedestal 430 and/or RF electrode 436 and allows for the substrate to be set on the c-ring 452. Once the substrate is set on the c-ring 452, the c-ring 452 may be moved towards the pedestal 430 and/or RF electrode 436. The substrate may include multiple layers including one or more film layers. The one or more film layers, such as a semiconductor film layer formed of SiN.


At 504, one or more etch gases and/or one or more etch gas mixtures is provided by the gas delivery system 150-1 and/or 150-2 via the gas injector 142 to the upper chamber region 104. The etch gas mixture may include an etch precursor, such as carbon tetrafluoride (CF4), sulfur hexafluoride (SF6), nitrogen trifluoride (NF3) and/or other etch precursor.


At 506, the plasma is struck in the upper chamber region 104. At 508, an RF bias is optionally supplied to the substrate support via the RF generator 186 and matching network 188. At 510, the controller 176 may determine whether a predetermined etch period has ended. If the etch period has ended, task 512 is performed. At 512, the plasma is extinguished when the predetermined etch period ends. At 514, the RF bias is terminated if used. At 515, the substrate may be removed from the pedestal 430. This may include actuating pedestal and/or the c-ring 452 to move the substrate away from the pedestal 430 and/or RF electrode 436. The substrate may then be removed from the c-ring 452 via a transfer plate (or paddle). The method may end at 516.


The above-described tasks are meant to be illustrative examples; the tasks may be performed sequentially, synchronously, simultaneously, continuously, during overlapping time periods or in a different order depending upon the application. Also, any of the tasks may not be performed or skipped depending on the implementation and/or sequence of events.


The foregoing description is merely illustrative in nature and is in no way intended to limit the disclosure, its application, or uses. The broad teachings of the disclosure can be implemented in a variety of forms. Therefore, while this disclosure includes particular examples, the true scope of the disclosure should not be so limited since other modifications will become apparent upon a study of the drawings, the specification, and the following claims. It should be understood that one or more steps within a method may be executed in different order (or concurrently) without altering the principles of the present disclosure. Further, although each of the embodiments is described above as having certain features, any one or more of those features described with respect to any embodiment of the disclosure can be implemented in and/or combined with features of any of the other embodiments, even if that combination is not explicitly described. In other words, the described embodiments are not mutually exclusive, and permutations of one or more embodiments with one another remain within the scope of this disclosure.


Spatial and functional relationships between elements (for example, between modules, circuit elements, semiconductor layers, etc.) are described using various terms, including “connected,” “engaged,” “coupled,” “adjacent,” “next to,” “on top of,” “above,” “below,” and “disposed.” Unless explicitly described as being “direct,” when a relationship between first and second elements is described in the above disclosure, that relationship can be a direct relationship where no other intervening elements are present between the first and second elements, but can also be an indirect relationship where one or more intervening elements are present (either spatially or functionally) between the first and second elements. As used herein, the phrase at least one of A, B, and C should be construed to mean a logical (A OR B OR C), using a non-exclusive logical OR, and should not be construed to mean “at least one of A, at least one of B, and at least one of C.”


In some implementations, a controller is part of a system, which may be part of the above-described examples. Such systems can comprise semiconductor processing equipment, including a processing tool or tools, chamber or chambers, a platform or platforms for processing, and/or specific processing components (a wafer pedestal, a gas flow system, etc.). These systems may be integrated with electronics for controlling their operation before, during, and after processing of a semiconductor wafer or substrate. The electronics may be referred to as the “controller,” which may control various components or subparts of the system or systems. The controller, depending on the processing requirements and/or the type of system, may be programmed to control any of the processes disclosed herein, including the delivery of processing gases, temperature settings (e.g., heating and/or cooling), pressure settings, vacuum settings, power settings, radio frequency (RF) generator settings, RF matching circuit settings, frequency settings, flow rate settings, fluid delivery settings, positional and operation settings, wafer transfers into and out of a tool and other transfer tools and/or load locks connected to or interfaced with a specific system.


Broadly speaking, the controller may be defined as electronics having various integrated circuits, logic, memory, and/or software that receive instructions, issue instructions, control operation, enable cleaning operations, enable endpoint measurements, and the like. The integrated circuits may include chips in the form of firmware that store program instructions, digital signal processors (DSPs), chips defined as application specific integrated circuits (ASICs), and/or one or more microprocessors, or microcontrollers that execute program instructions (e.g., software). Program instructions may be instructions communicated to the controller in the form of various individual settings (or program files), defining operational parameters for carrying out a particular process on or for a semiconductor wafer or to a system. The operational parameters may, in some embodiments, be part of a recipe defined by process engineers to accomplish one or more processing steps during the fabrication of one or more layers, materials, metals, oxides, silicon, silicon dioxide, surfaces, circuits, and/or dies of a wafer.


The controller, in some implementations, may be a part of or coupled to a computer that is integrated with the system, coupled to the system, otherwise networked to the system, or a combination thereof. For example, the controller may be in the “cloud” or all or a part of a fab host computer system, which can allow for remote access of the wafer processing. The computer may enable remote access to the system to monitor current progress of fabrication operations, examine a history of past fabrication operations, examine trends or performance metrics from a plurality of fabrication operations, to change parameters of current processing, to set processing steps to follow a current processing, or to start a new process. In some examples, a remote computer (e.g. a server) can provide process recipes to a system over a network, which may include a local network or the Internet. The remote computer may include a user interface that enables entry or programming of parameters and/or settings, which are then communicated to the system from the remote computer. In some examples, the controller receives instructions in the form of data, which specify parameters for each of the processing steps to be performed during one or more operations. It should be understood that the parameters may be specific to the type of process to be performed and the type of tool that the controller is configured to interface with or control. Thus as described above, the controller may be distributed, such as by comprising one or more discrete controllers that are networked together and working towards a common purpose, such as the processes and controls described herein. An example of a distributed controller for such purposes would be one or more integrated circuits on a chamber in communication with one or more integrated circuits located remotely (such as at the platform level or as part of a remote computer) that combine to control a process on the chamber.


Without limitation, example systems may include a plasma etch chamber or module, a deposition chamber or module, a spin-rinse chamber or module, a metal plating chamber or module, a clean chamber or module, a bevel edge etch chamber or module, a physical vapor deposition (PVD) chamber or module, a chemical vapor deposition (CVD) chamber or module, an atomic layer deposition (ALD) chamber or module, an atomic layer etch (ALE) chamber or module, an ion implantation chamber or module, a track chamber or module, and any other semiconductor processing systems that may be associated or used in the fabrication and/or manufacturing of semiconductor wafers.


As noted above, depending on the process step or steps to be performed by the tool, the controller might communicate with one or more of other tool circuits or modules, other tool components, cluster tools, other tool interfaces, adjacent tools, neighboring tools, tools located throughout a factory, a main computer, another controller, or tools used in material transport that bring containers of wafers to and from tool locations and/or load ports in a semiconductor manufacturing factory.

Claims
  • 1. A chamber member of a plasma source comprising: a sidewall surrounding an upper region of a substrate processing chamber, wherein the sidewall is cylindrically-shaped;a transition member connected to the sidewall;a top wall connected to the transition member; andan injector connecting member connected to the top wall, positioned vertically higher than the sidewall, and configured to connect to a gas injector, wherein gas passes through the injector connecting member via the gas injector and into the upper region of the substrate processing chamber,wherein an angle between the sidewall and the tog wall is between 100-145°,a thickness of at least one of the sidewall, the transition member, the top wall, or the injector connecting member is 0.4-0.6 inches, andat least one of a center height to low inner diameter ratio of the chamber member is 0.25-0.5, oran outer height to center height ratio of the chamber member is 0.4-0.85.
  • 2. The chamber member of claim 1, wherein the top wall is semi-linear shaped.
  • 3. The chamber member of claim 1, wherein the top wall is linear shaped.
  • 4. The chamber member of claim 1, wherein the center height to low inner diameter ratio of the chamber member is 0.35-0.45.
  • 5. The chamber member of claim 1, wherein the outer height to center height ratio of the chamber member is 0.5-0.6.
  • 6. A plasma source comprising: the chamber member of claim 1;a first coil disposed above a center portion of the chamber member and around the injector connecting member; anda second coil disposed around the sidewall.
  • 7. The plasma source of claim 6, wherein the first coil and the second coil are connected in series.
  • 8. The plasma source of claim 6, wherein the first coil and the second coil are connected in parallel.
  • 9. The chamber member of claim 8, further comprising a third coil connected in series with one of the first coil and the second coil.
  • 10. The chamber member of claim 8, further comprising: a third coil disposed above the center portion of the chamber member and around the injector connecting member and connected in series with the first coil; anda fourth coil disposed around the sidewall and connected in series with the second coil.
  • 11. The plasma source of claim 6, further comprising: a generator supplying current to the first coil and the second coil; anda controller configured to control the supply of current to the first coil and the second coil, wherein current supplied to the first coil is controlled independently of current supplied to the second coil.
  • 12. The plasma source of claim 6 further comprising a diffuser configured to spread gases in the upper region of the substrate processing chamber.
  • 13. The plasma source of claim 12, wherein: the diffuser includes a plurality of channels; andthe plurality of channels receive respective gases.
  • 14. A protective enclosure comprising: the plasma source of claim 6;a ground separation shield separating a first enclosed area of the protective enclosure from a second enclosed area of the protective enclosure; andconnector pins disposed partially within the first area and connected to a capacitor and the first coil, wherein the capacitor is disposed in the first area, andwherein the plasma source is disposed in the second area.
  • 15. A substrate processing chamber comprising: the chamber member of claim 1; anda second injector that injects gas upward and into the substrate processing chamber.
  • 16. A substrate processing chamber comprising: the chamber member of claim 1; anda second injector that injects gas downward, below a distribution plate or showerhead, and into the substrate processing chamber.
  • 17. A substrate processing chamber comprising: the chamber member of claim 1;a distribution plate; anda second injector that injects gas through the distribution plate and into the substrate processing chamber.
  • 18. A substrate processing system comprising: the chamber member of claim 1;a plasma source comprising the chamber member;a plurality of radio frequency components including a capacitance;a ground shield; anda protective enclosure,wherein the plasma source, the plurality of radio frequency components and the ground shield are disposed within the protective enclosure, andthe ground shield separates the plurality of radio frequency components from the plasma source.
  • 19. The substrate processing system of claim 18, wherein the protective enclosure comprises: a top wall;insulators connected to the top wall of the protective enclosure;pins that pass through the insulators; anda controller that connects to the pins and supplies current to the plurality of radio frequency components.
  • 20. The substrate processing system of claim 18, further comprising a pedestal, wherein the pedestal comprises: a radio frequency electrode;a plurality of lift pins that are located radially outside the radio frequency electrode; anda c-ring that receives a substrate, wherein the plurality of lift pins move the c-ring relative to the pedestal.
  • 21. The chamber member of claim 1, wherein the thickness of the at least one of the sidewall, the transition member, the top wall, or the injector connecting member is 0.5 inches.
  • 22. The chamber member of claim 1, wherein the thickness of each of the sidewall, the transition member, the top wall, and the injector connecting member is 0.4-0.6 inches.
  • 23. A plasma source comprising: a chamber member comprising a sidewall surrounding an upper region of a substrate processing chamber, wherein the sidewall is cylindrically-shaped,a transition member connected to the sidewall,a top wall connected to the transition member, andan injector connecting member connected to the top wall, positioned vertically higher than the sidewall, and configured to connect to a gas injector, wherein gas passes through the injector connecting member via the gas injector and into the upper region of the substrate processing chamber,wherein an angle between the sidewall and the top wall is between 100-145°, andat least one of a center height to low inner diameter ratio of the chamber member is 0.25-0.5, oran outer height to center height ratio of the chamber member is 0.4-0.85;a first coil disposed above a center portion of the chamber member and around the injector connecting member;a second coil disposed around the sidewall; anda third coil connected in series with one of the first coil and the second coil and disposed around one of the injector connecting member or the sidewall.
  • 24. The plasma source of claim 23, wherein the third coil is connected in series with the first coil and disposed above the center portion and around the injector connecting member.
  • 25. The plasma source of claim 23, wherein the third coil is connected in series with the second coil and disposed around the sidewall.
  • 26. The plasma source of claim 23, further comprising a fourth coil connected in series with the second coil and disposed around the sidewall, wherein the third coil is connected in series with the first coil and disposed above the center portion and around the injector connecting member.
  • 27. A protective enclosure comprising: the plasma source of claim 23;a ground separation shield separating a first enclosed area of the protective enclosure from a second enclosed area of the protective enclosure; andconnector pins disposed partially within the first area and connected to a capacitor and the first coil, wherein the capacitor is disposed in the first area, andwherein the plasma source is disposed in the second area.
CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims the benefit of U.S. Provisional Application No. 62/294,574, filed on Feb. 12, 2016. The entire disclosure of the application referenced above is incorporated herein by reference.

US Referenced Citations (215)
Number Name Date Kind
4262686 Heim et al. Apr 1981 A
4374698 Sanders et al. Feb 1983 A
4431477 Zajac Feb 1984 A
4793897 Dunfield et al. Dec 1988 A
5329965 Gordon Jul 1994 A
5346578 Benzing Sep 1994 A
5605179 Strong, Jr. et al. Feb 1997 A
5660673 Miyoshi Aug 1997 A
5662143 Caughran Sep 1997 A
5744695 Forbes Apr 1998 A
5762714 Mohn et al. Jun 1998 A
5907221 Sato May 1999 A
6022609 Fan Feb 2000 A
6042687 Singh et al. Mar 2000 A
6044534 Seo et al. Apr 2000 A
6050283 Hoffman et al. Apr 2000 A
6060400 Oehrlein et al. May 2000 A
6074959 Wang et al. Jun 2000 A
6152168 Ohmi et al. Nov 2000 A
6206976 Crevasse et al. Mar 2001 B1
6210593 Ohkuni et al. Apr 2001 B1
6217937 Shealy Apr 2001 B1
6376386 Oshima Apr 2002 B1
6492774 Han et al. Dec 2002 B1
6589352 Yudovsky et al. Jul 2003 B1
6736931 Collins May 2004 B2
6744212 Fischer et al. Jun 2004 B2
6818560 Koshimizu et al. Nov 2004 B1
6841943 Vahedi et al. Jan 2005 B2
6896765 Steger May 2005 B2
6898558 Klekotka May 2005 B2
6962879 Zhu et al. Nov 2005 B2
7129171 Zhu et al. Oct 2006 B2
7288482 Panda et al. Oct 2007 B2
7309646 Heo et al. Dec 2007 B1
7338907 Li et al. Mar 2008 B2
7757541 Monkowski et al. Jul 2010 B1
7758698 Bang et al. Jul 2010 B2
7968469 Collins et al. Jun 2011 B2
8137463 Liu et al. Mar 2012 B2
8552334 Tappan et al. Oct 2013 B2
8555920 Hirata et al. Oct 2013 B2
8592328 Hausmann et al. Nov 2013 B2
8889024 Watanabe et al. Nov 2014 B2
8956980 Chen et al. Feb 2015 B1
8999106 Liu et al. Apr 2015 B2
9011637 Yamamoto Apr 2015 B2
9051647 Cooperberg et al. Jun 2015 B2
9059678 Long et al. Jun 2015 B2
9142391 Yamamoto Sep 2015 B2
9318343 Ranjan et al. Apr 2016 B2
9471065 Koyomogi et al. Oct 2016 B2
9640409 Yang et al. May 2017 B1
20010002581 Nishikawa et al. Jun 2001 A1
20010004903 Ohmi et al. Jun 2001 A1
20010013363 Kitayama et al. Aug 2001 A1
20010035530 Udagawa Nov 2001 A1
20020038669 Yamagishi et al. Apr 2002 A1
20020042205 McMillin et al. Apr 2002 A1
20020045265 Bergh et al. Apr 2002 A1
20020046991 Smith et al. Apr 2002 A1
20020048536 Bergh et al. Apr 2002 A1
20020072240 Koike Jun 2002 A1
20020088542 Nishikawa et al. Jul 2002 A1
20020160125 Johnson et al. Oct 2002 A1
20020174905 Latino et al. Nov 2002 A1
20020175144 Hung et al. Nov 2002 A1
20030201069 Johnson Oct 2003 A1
20030236592 Shajii et al. Dec 2003 A1
20030236638 Shajii et al. Dec 2003 A1
20030236643 Shajii et al. Dec 2003 A1
20040053428 Steger Mar 2004 A1
20040089240 Dando et al. May 2004 A1
20040094206 Ishida May 2004 A1
20040112538 Larson et al. Jun 2004 A1
20040112539 Larson et al. Jun 2004 A1
20040112540 Larson et al. Jun 2004 A1
20040149389 Fink Aug 2004 A1
20040163601 Kadotani et al. Aug 2004 A1
20040168719 Nambu Sep 2004 A1
20040173270 Harris et al. Sep 2004 A1
20040200529 Lull et al. Oct 2004 A1
20050005994 Sugiyama et al. Jan 2005 A1
20050067021 Bevers et al. Mar 2005 A1
20050082007 Nguyen et al. Apr 2005 A1
20050155625 Jangjian et al. Jul 2005 A1
20050199342 Shajii et al. Sep 2005 A1
20050241763 Huang et al. Nov 2005 A1
20060011237 Tison et al. Jan 2006 A1
20060060141 Kamaishi Mar 2006 A1
20060097644 Kono et al. May 2006 A1
20060124169 Mizusawa et al. Jun 2006 A1
20060207595 Ohmi et al. Sep 2006 A1
20060237063 Ding et al. Oct 2006 A1
20070026684 Parascandola et al. Feb 2007 A1
20070066038 Sadjadi et al. Mar 2007 A1
20070158025 Larson Jul 2007 A1
20070175391 Mizusawa Aug 2007 A1
20070204797 Fischer Sep 2007 A1
20070204914 Kurosawa et al. Sep 2007 A1
20070233412 Gotoh et al. Oct 2007 A1
20070240778 L'Bassi et al. Oct 2007 A1
20070256785 Pamarthy et al. Nov 2007 A1
20070256786 Zhou et al. Nov 2007 A1
20070259112 Ishikawa et al. Nov 2007 A1
20080115834 Geoffrion et al. May 2008 A1
20080121178 Bang et al. May 2008 A1
20080202588 Gold et al. Aug 2008 A1
20080202609 Gold et al. Aug 2008 A1
20080202610 Gold et al. Aug 2008 A1
20080223873 Chen et al. Sep 2008 A1
20080236749 Koshimizu et al. Oct 2008 A1
20090056629 Katz et al. Mar 2009 A1
20090061083 Chiang et al. Mar 2009 A1
20090061640 Wong et al. Mar 2009 A1
20090061644 Chiang et al. Mar 2009 A1
20090067954 Lanee et al. Mar 2009 A1
20090090174 Paul et al. Apr 2009 A1
20090095364 Itoh et al. Apr 2009 A1
20090183548 Monkowski et al. Jul 2009 A1
20090183549 Monkowski et al. Jul 2009 A1
20090197423 Koshimizu et al. Aug 2009 A1
20090221117 Tan et al. Sep 2009 A1
20090236313 Qiu Sep 2009 A1
20090272717 Pamarthy Nov 2009 A1
20090320754 Oya et al. Dec 2009 A1
20100012310 Christensen et al. Jan 2010 A1
20100025369 Negishi et al. Feb 2010 A1
20100030390 Yamaguchi et al. Feb 2010 A1
20100071438 Davis et al. Mar 2010 A1
20100144539 Bergh et al. Jun 2010 A1
20100145633 Yasuda Jun 2010 A1
20100178770 Zin Jul 2010 A1
20100229976 Hirata et al. Sep 2010 A1
20100264117 Ohmi et al. Oct 2010 A1
20100269924 Yasuda Oct 2010 A1
20110019332 Chistyakov Jan 2011 A1
20110031111 Kobayashi Feb 2011 A1
20110094596 Sugiyama et al. Apr 2011 A1
20110135821 Ding Jun 2011 A1
20110253225 Beeby et al. Oct 2011 A1
20110265883 Cruse et al. Nov 2011 A1
20110287631 Yamamoto Nov 2011 A1
20110303696 Kelekar et al. Dec 2011 A1
20120031500 Hirose et al. Feb 2012 A1
20120034786 Dhindsa et al. Feb 2012 A1
20120097266 Cobb et al. Apr 2012 A1
20120149213 Nittala et al. Jun 2012 A1
20120152364 Hashimoto et al. Jun 2012 A1
20120156363 Quinn et al. Jun 2012 A1
20120174990 Yasuda Jul 2012 A1
20120190208 Ozu et al. Jul 2012 A1
20120238102 Zhang et al. Sep 2012 A1
20120238103 Zhang et al. Sep 2012 A1
20120244715 Lebouitz et al. Sep 2012 A1
20120247386 Sanchez et al. Oct 2012 A1
20120289057 DeDontney Nov 2012 A1
20120298221 Takeuchi et al. Nov 2012 A1
20120305184 Singh et al. Dec 2012 A1
20120328780 Yamagishi Dec 2012 A1
20130008607 Matsumoto et al. Jan 2013 A1
20130025715 Yamaguchi et al. Jan 2013 A1
20130029494 Sasaki et al. Jan 2013 A1
20130029496 Bauer et al. Jan 2013 A1
20130045605 Wang et al. Feb 2013 A1
20130085618 Ding Apr 2013 A1
20130104996 Oh et al. May 2013 A1
20130106286 Banna et al. May 2013 A1
20130131300 Olmscheid et al. May 2013 A1
20130145816 Lowe Jun 2013 A1
20130157388 Grimbergen Jun 2013 A1
20130220433 Sawada et al. Aug 2013 A1
20130255784 Ye et al. Oct 2013 A1
20130270997 Zhao et al. Oct 2013 A1
20130288477 Rieschl et al. Oct 2013 A1
20140033828 Larson et al. Feb 2014 A1
20140080308 Chen et al. Mar 2014 A1
20140120737 Swaminathan et al. May 2014 A1
20140141621 Ren et al. May 2014 A1
20140144471 Kahlon et al. May 2014 A1
20140182689 Shareef et al. Jul 2014 A1
20140213055 Himori et al. Jul 2014 A1
20140248780 Ingle et al. Sep 2014 A1
20140262038 Wang et al. Sep 2014 A1
20140273460 Reyland et al. Sep 2014 A1
20150010381 Cai Jan 2015 A1
20150017810 Guha Jan 2015 A1
20150059859 Takahashi et al. Mar 2015 A1
20150181684 Banna et al. Jun 2015 A1
20150184287 Tsung et al. Jul 2015 A1
20150287572 Daugherty et al. Oct 2015 A1
20150340209 Koltonski Nov 2015 A1
20150371831 Rozenzon et al. Dec 2015 A1
20160111258 Taskar et al. Apr 2016 A1
20160181116 Berry, III et al. Jun 2016 A1
20160211165 McChesney et al. Jul 2016 A1
20160211166 Yan et al. Jul 2016 A1
20160215392 Yudovsky et al. Jul 2016 A1
20160247688 Zhu et al. Aug 2016 A1
20160293431 Sriraman et al. Oct 2016 A1
20170018407 Kondo Jan 2017 A1
20170032982 Drewery et al. Feb 2017 A1
20170069511 Yang et al. Mar 2017 A1
20170110335 Yang et al. Apr 2017 A1
20170200586 Treadwell et al. Jul 2017 A1
20170213758 Rice et al. Jul 2017 A1
20170236688 Caron et al. Aug 2017 A1
20170236694 Eason et al. Aug 2017 A1
20170236741 Angelov et al. Aug 2017 A1
20170236743 Severson et al. Aug 2017 A1
20170278679 Angelov et al. Sep 2017 A1
20170287682 Musselman et al. Oct 2017 A1
20170287753 Musselman et al. Oct 2017 A1
20180053629 Zhang et al. Feb 2018 A1
20190013232 Yan et al. Jan 2019 A1
Foreign Referenced Citations (31)
Number Date Country
1701421 Nov 2005 CN
102243077 Nov 2011 CN
102315150 Jan 2012 CN
103730318 Apr 2014 CN
104299929 Jan 2015 CN
104752141 Jul 2015 CN
104851832 Aug 2015 CN
105336561 Feb 2016 CN
107093569 Aug 2017 CN
0424299 Apr 1991 EP
0424299 Aug 1991 EP
0838842 Apr 1998 EP
2001-230239 Aug 2001 JP
2015201552 Nov 2015 JP
20040050080 Jun 2004 KR
20050008792 Jan 2005 KR
20080023569 Mar 2008 KR
20130137962 Dec 2013 KR
20140001540 Jan 2014 KR
101974420 May 2019 KR
101974422 May 2019 KR
506234 Oct 2002 TW
201207933 Feb 2012 TW
201324653 Jun 2013 TW
201436089 Sep 2014 TW
WO-0040776 Jul 2000 WO
WO-2007008509 Jan 2007 WO
WO-2011051251 May 2011 WO
WO-2013123617 Aug 2013 WO
WO-2014068886 May 2014 WO
WO-2014163742 Oct 2014 WO
Non-Patent Literature Citations (19)
Entry
Bohr, Mark, “The New Era of Scaling in an SoC World” Intel Logic Technology Development; ISSCC; 2009; 66 Pages.
Dusa, Mircean et al., “Pitch Doubling Through Dual Patterning Lithography Challenges in Integration and Litho Budgets,” Optical Microlithography XX, vol. 6520, 65200G, (2007); 10 pages.
U.S. Office Action dated Oct. 5, 2015 issued in U.S. Appl. No. 14/576,020 [LAMRP146].
Blain et al. (Jul./Aug. 1996) “Role of nitrogen in the downstream etching of silicon nitride,” Journal of Vacuum Science & Technology A, 14(4):2151-2157.
Blain (Mar./ Apr. 1999) “Mechanism of nitrogen removal from silicon nitride by nitric oxide,” Journal of Vacuum Science & Technology A, 17(2):665-667.
Kastenmeier et al. (Nov/Dec. 1999) “Highly selective etching of silicon nitride over silicon and silicon dioxide,” J. Vac. Sci. Technol. A, American Vacuum Society, I7 (6):3179-3184.
Kastenmeier et al. (Sep./Oct. 1996) “Chemical dry etching of silicon nitride and silicon dioxide using CF4/02/N2 gas mixtures,” J. Vac. Sci. Technol. A14(5):2802-2813.
Oehrlein et al. (1996) “Study of plasma-surface interactions: chemical dry etching and high-density plasma etching,” Plasma Sources Sci. Technol. 5:193-199.
Tajima et al. (2013) “Room-Temperature Si Etching in NO/F2 Gases and the Investigation of Surface Reaction Mechanisms,” The Journal of Physical Chemistry C, 117:5118-5125.
Yun et al. (2007) “Large Etch Rate Enhancement by NO-Induced Surface Chemical Reaction during Chemical Dry Etching of Silicon Oxide in F2 Remote Plasmas,” Journal of the Electrochemical Society, 154(4):D267-D272.
U.S. Final Ofice Action dated Feb. 26, 2016 issued in U.S. Appl. No. 14/576,020 [LAMRP146].
U.S. Office Action dated Sep. 23, 2016 issued in U.S. Appl. No. 14/576,020 [LAMRP146].
European Extended Search Report dated May 30, 2016 issued in EP 15 199 363.1 [LAMRP146EP].
U.S. Appl. No. 62/106,407, filed Jan. 22, 2015, in the names of Joseph Yudovsky et al., & entitled “Injector for Spatially Separated Atomic Layer Deposition Chamber” pp. 1-68. (Year: 2015).
U.S. Appl. No. 62/065,497, entitled “Gas Supply Delivery Arrangement Including a Gas Splitter for Tunable Gas Flow Control,” filed Oct. 17, 2014, in the names of Mark Taskar et al. (Year: 2014).
MP125E N-470 Linear Drive User Manual Version 1.1.0; Date Sep. 18, 2014; 54 Pages; Physik lnstrumente (PI) GmbH & Co. KG, Auf der Roemerstr, 1, 76228 Karlsruhe, Germany.
First Office Action dated Dec. 29, 2017 corresponding to Chinese Patent Application No. 201610032252.1, 12 pages.
First Office Action dated Aug. 2, 2018 corresponding to Chinese Patent Application No. 201710036188.9, 7 pages.
First Chinese Office Action for Chinese Application No. CN201710076420.1 dated Dec. 17, 2019. No translation provided. 11 pages.
Related Publications (1)
Number Date Country
20170236688 A1 Aug 2017 US
Provisional Applications (1)
Number Date Country
62294574 Feb 2016 US