The invention relates to cooling structures and, more particularly, to a cooling structure for large electronic boards with closely-spaced heterogeneous die and packages.
It is important in electronic circuitry and packages to adequately cool large electronic boards that include multiple chips and packages mounted to the boards. In electronic systems, a heat sink or cold plate is a passive heat exchanger used to cool the multiple chips and packages by dissipating heat into the surrounding medium. For example, heat sinks and cold plates are used with high-power semiconductor devices such as power transistors and optoelectronics such as lasers and light emitting diodes (LEDs), where the heat dissipation ability of the basic device is insufficient to moderate its temperature.
A heat sink or cold plate is designed to maximize its surface area in contact with the cooling medium surrounding it, such as the air and liquid, as well as to maximize its surface area with the chip and package. In conventional systems, heat sinks or cold plates with separate air or water supplies are mounted to each chip in order to regulate heat, e.g., dissipate heat. Each heat sink or cold plate has to be individually aligned and thereafter mounted to each chip or package by a thermal interface material (TIM) such as thermal adhesives or thermal grease to improve performance by filling air gaps between the heat sink or cold plate and the device.
However, the use of separate cold plates or heat sinks becomes very problematic as chips and packages have different sizes and heights, are placed at different distances from each other and dissipate different levels of power. These different sizes, heights, etc., leads to a non-optimized cooling design leading to lower supported power levels and the need for a multitude of cooling devices. Also, each of these separate cold plates or heat sinks requiring their own separate coolant supply complicates the manufacturing process and adds additional costs.
In an aspect of the invention, an assembly comprises a frame having a plurality of openings. The assembly further comprises a cold plate mounted to the frame. The cold plate comprises at least one inlet and at least one outlet and fluid channels in communication with the at least one inlet and the at least one outlet. The assembly further comprises a heat sink mounted within each of the plurality of openings which in combination with sidewalls of the openings of the frame and the cold plate form individual compartments each of which are in fluid communication with the fluid channels.
In an aspect of the invention an assembly comprises: a frame comprising a plurality of openings; a heat sink mounted within each of the plurality of openings; and a cold plate that seals each of the plurality of openings and forms a sealed compartment in combination with sidewalls of the openings and the heat sink mounted within each of the plurality of openings, the cold plate comprising: a top plate member; a bottom plate member having a top side and a bottom side; the bottom side having a plurality of grooves which accommodate the sidewalls of the openings of the frame; at least one inlet port and at least one outlet port; and fluid channels in fluid communication with each of the sealed compartments and the at least one inlet port and the at least one outlet port.
In an aspect of the invention a manifold assembly comprises: a frame assembly having a plurality of sealed compartments each comprising a single heat sink registered to an underlying chip and/or package mounted on an electronic board; a fluid channel within the frame assembly; and an inlet and an outlet associated with each of the sealed compartments and in fluid communication with the fluid channel, the inlet and the outlet directing coolant over the single heat sink of each of the sealed compartments.
The present invention is described in the detailed description which follows, in reference to the noted plurality of drawings by way of non-limiting examples of exemplary embodiments of the present invention.
The invention relates to cooling structures and, more particularly, to a cooling structure for large electronic boards with closely-spaced heterogeneous die and packages. The cooling structure addresses the problem of cooling large electronic boards with multiple chips and packages mounted to the boards of various heights and mounting positions.
More specifically, the cooling structure is designed and structured to dissipate heat from chips and packages having different sizes, heights, and tilt angles, as well as placed at different distances from each other and which dissipate different levels of power. The cooling structure also provides a cooling solution for an electronic board with multiple chips and packages that are spaced extremely close to each other to enable small wire lengths and high function bandwidths. Advantageously, the cooling structure can use a single coolant supply, e.g., water or air supply, to optimize the cooling design leading to higher supported power levels and the elimination of multiple cooling devices. Thus, the cooling structure allows for increasing of power levels in the chips and the reduction in the number of individual cooling devices needed to dissipate heat from the chips and/or packages on the circuit board.
In more specific embodiments, the cooling solution comprises individual heat sinks mounted to a common frame. The individual heat sinks can be aligned over each chip or package with a TIM of minimum bondline with a single alignment process. This is achieved by incorporating the heat sinks in the common frame. A single cold plate (e.g., manifold) is mounted to the frame and acts as a single source manifold for supplying coolant to the heat sinks. The heat sinks are soldered or epoxied into the common frame over each chip or package application. The minimum TIM bondline is obtained by reflowing the solder or letting the epoxy cure in place to allow the heat sink to register over each chip or package.
The cold plate 18 includes an inlet 18′ and an outlet 18″ for the flow of coolant through the cold plate 18 (e.g., manifold) and over the heat sinks 30 mounted to the frame 15. The inlet 18′ and the outlet 18″ can be placed at various locations around the cold plate 18 as described further herein. The coolant can be water or air supply or other known coolant, which will flow over the heat sinks 30 as further described below.
In embodiments, the frame 15 is mounted to a circuit board 20 having a variety of chips and or packages of different sizes, shapes, heights, etc., as represented by reference numeral 25. The circuit board 20 can be any conventional circuit board such as, e.g., a glass board with an array of chips and packages 25 closely spaced apart. A plurality of heat sinks 30 are soldered or epoxied within openings provided within the frame 15, which also serves to allow coolant to be supplied to each of the heat sinks 30 in separate compartments as provided from the cold plate 18. The heat sinks 30 can be any heatsink material such as copper or aluminum; although other materials are also contemplated by the present invention. The heat sinks 30 can include fins 30a of various dimensions. In embodiments, the heat sinks 30 are soldered or epoxied to the frame 15, directly aligned with each of the electronic chips or package 25 as shown representatively within the dashed circle at reference numeral 35.
As should be understood by those of skill in the art, a single heat sink 30 can be mounted to multiple chips and/or packages which are placed very closely together. It should be further understood that each of the heat sinks 30, as described herein, can be adjusted to a specific height and tilt angle of each of the multiple chips and/or packages 25 mounted on the circuit board 20, within the frame 15. Also, each of the heat sinks 30 can be aligned to each of the chips and/or packages in a single alignment process using the frame 15. The heat sinks 30 are also designed to have a same dimension, e.g., width and length, of each of the multiple chips and/or packages 25 mounted on the circuit board 20 to ensure optimized contact and hence optimized heat dissipation.
The cold plate 18 will be sealed to the frame 15 by epoxy or solder, such that each heat sink 30 will be provided in a separate, sealed compartment which can accommodate the flow of coolant over each of the heat sinks 30. The coolant can flow through the cold plate 18 through the inlets 18′ and outlets 18″, and directed into each of the sealed compartments through a network of channels and openings, as further described herein. In this way, a single coolant supply can be used to efficiently dissipate heat from a plurality of chips and packages 25.
As further shown in
As should be understood, the separate compartments 70 will be formed by the sidewalls of the openings 15a, the underside surface of the bottom plate member 18b and the heat sink 30, itself. The compartment 70 will be watertight due to the combination of the solder or epoxy connection of the heat sink 30 to the sidewalls of the opening 15a, as well as the connection of the bottom plate member 18b to the cold plate 18. Coolant will be directed through each of these compartments 70 (and hence in contact with the heat sinks) as shown representatively by the arrows passing from the (i) inlet 18′, (ii) inlet channels 50a, (iii) inlet openings (ports) 60a to the compartment 70, (iii) outlet openings (ports) 60b from the compartment 70 and (iv) outlet channels 50b.
As further shown in
The bottom plate member 18b is sealed to the top plate member 18a thereby forming fluid channels 50a, 50b, which are in fluid connection with the inlets 60a and outlets 60b to each separate compartment 70. The combination of the fluid channels 50a, 50b with the inlets 60a and outlets 60b will direct coolant through each of the individual sealed compartments 70. In this way, the frame assembly described herein acts as a manifold for directing fluid to each individual compartment and over each of the individual heat sinks 30.
The method(s) as described above is used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
The descriptions of the various embodiments of the present invention have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the described embodiments. The terminology used herein was chosen to best explain the principles of the embodiments, the practical application or technical improvement over technologies found in the marketplace, or to enable others of ordinary skill in the art to understand the embodiments disclosed herein.
Number | Name | Date | Kind |
---|---|---|---|
3365620 | Butler et al. | Jan 1968 | A |
4748495 | Kucharek | May 1988 | A |
5023695 | Umezawa et al. | Jun 1991 | A |
5420753 | Akamatsu | May 1995 | A |
6778393 | Messina et al. | Aug 2004 | B2 |
7040383 | Oyamada | May 2006 | B2 |
7187549 | Teneketges et al. | Mar 2007 | B2 |
7450381 | Gilliland et al. | Nov 2008 | B2 |
7641101 | Campbell et al. | Jan 2010 | B2 |
7961465 | Goldrian et al. | Jun 2011 | B2 |
8066057 | Olesen | Nov 2011 | B2 |
8599557 | Peterson et al. | Dec 2013 | B2 |
9721870 | Bodenweber et al. | Aug 2017 | B2 |
10172258 | Bodenweber et al. | Jan 2019 | B2 |
20020070007 | Calaman et al. | Jun 2002 | A1 |
20020101718 | Negishi et al. | Aug 2002 | A1 |
20020185260 | Calaman et al. | Dec 2002 | A1 |
20050141195 | Pokharna et al. | Jan 2005 | A1 |
20050274487 | Goth | Dec 2005 | A1 |
20060002086 | Teneketges et al. | Jan 2006 | A1 |
20060120043 | Wolford et al. | Jun 2006 | A1 |
20060126296 | Campbell et al. | Jun 2006 | A1 |
20080029260 | Hu | Feb 2008 | A1 |
20080197483 | Ouyang | Aug 2008 | A1 |
20090213541 | Butterbaugh et al. | Aug 2009 | A1 |
20090284921 | Colgan et al. | Nov 2009 | A1 |
20120039046 | Beaumier | Feb 2012 | A1 |
20130027878 | Campbell | Jan 2013 | A1 |
20130128461 | Nagasawa | May 2013 | A1 |
20130147503 | Kamath et al. | Jun 2013 | A1 |
20130327369 | Jovoic et al. | Dec 2013 | A1 |
20140158326 | Lyon | Jun 2014 | A1 |
20140262150 | Icoz et al. | Sep 2014 | A1 |
20140284040 | Colgan et al. | Sep 2014 | A1 |
20160165755 | Bodenweber et al. | Jan 2016 | A1 |
20170196119 | Bodenweber et al. | Jul 2017 | A1 |
20180338390 | Bodenweber et al. | Nov 2018 | A1 |
Number | Date | Country |
---|---|---|
5533777 | Jun 2014 | JP |
Entry |
---|
Chrysler et al., “Conduction Augmented Immersion Cooling Scheme”, IBM TDB, IPCOM000105240D, Mar. 19, 2005, vol. 36, N7 07-93, pp. 25-26. |
Moran et al., “Spring Loaded Module Connectors for Mounting an Array of Modules on Circuit Board”, IBM TDB 02-78, IPCOM000068687D, Feb. 20, 2005, pp. 3434-3435. |
Unknown, “Method for Localized Immersion Cooling”, IPCOM000008376D, Jun. 11, 2002, 4 pages. |
“List of IBM Patents or Patent Applications Treated as Related” 1 page, dated Jun. 20, 2019. |
Office Action dated Mar. 16, 2020 in related U.S. Appl. No. 16/666,480, 9 pages. |
Number | Date | Country | |
---|---|---|---|
20190335617 A1 | Oct 2019 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 16049007 | Jul 2018 | US |
Child | 16448028 | US | |
Parent | 15462242 | Mar 2017 | US |
Child | 16049007 | US | |
Parent | 14561663 | Dec 2014 | US |
Child | 15462242 | US |