The present invention relates to a bumping fabrication technology for integrated circuits, and more particularly, to a method for forming bump protective collars on a bumped wafer.
Controlled Collapse Chip Connection (C4) techniques have been applied in the semiconductor fabrication industry to facilitate formation of solder bumps on die. The solder bumps serve to connect internal circuitry of a chip with other devices on a circuit board. Chips having solder bumps (e.g. Ball Grid Arrays) are typically placed on a circuit board with robotic “pick and place” equipment. The circuit board is then sent to an oven where the solder is melted to form a permanent electrical connection between the chip and the printed circuit board. In recent years, the electronics industry has been transitioning to lead-free solders for environmental and safety reasons. The switch to lead-free solder creates new challenges for semiconductor fabrication. Therefore, it is desirable to have improved techniques for solder bump fabrication that are better suited to work with lead-free solder materials.
According to one embodiment of the present invention, a method of forming a ball structure is provided. The method comprises: forming a UBM stack on a substrate, the substrate having a conductor traversing it, wherein the UBM stack is centered over the conductor; forming a protective collar that circumscribes the UBM stack; and forming a solder ball on the UBM stack.
In another embodiment of the present invention, a method of forming a ball structure is provided. The method of forming a ball structure comprises: forming a UBM stack on a substrate, the substrate having a conductor traversing it, wherein the UBM stack is centered over the conductor and formed by: depositing a layer of TiW; depositing a first copper layer; depositing a nickel layer; and depositing a second copper layer, wherein the nickel layer is wider than the first copper layer, thereby forming an undercut area; forming a protective collar that circumscribes the UBM stack and covers the undercut area, thereby protecting it; and forming a solder ball on the UBM stack after the step of forming a protective collar.
The structure, operation, and advantages of the present invention will become further apparent upon consideration of the following description taken in conjunction with the accompanying figures (FIGs.). The figures are intended to be illustrative, not limiting.
Certain elements in some of the figures may be omitted, or illustrated not-to-scale, for illustrative clarity. The cross-sectional views may be in the form of “slices”, or “near-sighted” cross-sectional views, omitting certain background lines which would otherwise be visible in a “true” cross-sectional view, for illustrative clarity.
Often, similar elements may be referred to by similar numbers in various figures (FIGs) of the drawing, in which case typically the last two significant digits may be the same, the most significant digit being the number of the drawing figure (FIG).
During the process of manufacturing a circuit on a printed circuit board, a chip having a plurality of solder balls such as solder ball 114 is placed at the appropriate location on the circuit board such that solder balls on the chip align with corresponding pads (not shown) on the circuit board. The structure 100 is then put through “reflow” which involves putting the structure 100 in a heated environment, such as a furnace to melt the solder ball enough to form a permanent connection to a laminate (circuit board). Typically, the structure is placed in an ambient temperature ranging from 200-300 degrees Celsius for a predetermined time to facilitate the reflow process.
In
The collar 322 is concentric with the conductor 304. In one embodiment, the thickness of TiW layer 306 ranges from 900-2100 angstroms, the thickness of sputtered Cu layer 308 ranges from 2900-4100 angstroms, the thickness of Nickel layer 310 ranges from 1.4 micrometers to 3.1 micrometers, and the thickness of second Cu layer 312 ranges from 0.4 to 1.6 micrometers.
In one embodiment, the solder ball 414 is a 3 mil SnAg solder bump, meaning that the diameter of the solder ball is about 90 micrometers. In another embodiment, the solder ball diameter may range in size from about 80 micrometers to about 100 micrometers. In one embodiment, solder ball 414 is formed via C4NP (Controlled Collapse Chip Connection New Process). C4NP is a flip chip technology which allows the creation of pre-patterned solder balls to be completed while a wafer is still in the front-end of a manufacturing facility, reducing cycle time significantly. The solder bumps can be inspected in advance and deposited onto the wafer in one simple step using technology similar to wafer-level bonding.
As can now be appreciated, embodiments of the present invention provide methods for improving the reliability of circuit fabrication using chips with solder balls.
Although the invention has been shown and described with respect to a certain preferred embodiment or embodiments, certain equivalent alterations and modifications will occur to others skilled in the art upon the reading and understanding of this specification and the annexed drawings. In particular regard to the various functions performed by the above described components (assemblies, devices, circuits, etc.) the terms (including a reference to a “means”) used to describe such components are intended to correspond, unless otherwise indicated, to any component which performs the specified function of the described component (i.e., that is functionally equivalent), even though not structurally equivalent to the disclosed structure which performs the function in the herein illustrated exemplary embodiments of the invention. In addition, while a particular feature of the invention may have been disclosed with respect to only one of several embodiments, such feature may be combined with one or more features of the other embodiments as may be desired and advantageous for any given or particular application.
Number | Name | Date | Kind |
---|---|---|---|
5937320 | Andricacos et al. | Aug 1999 | A |
6111317 | Okada et al. | Aug 2000 | A |
6426176 | Danielson et al. | Jul 2002 | B1 |
6476491 | Harada et al. | Nov 2002 | B2 |
6613663 | Furuya | Sep 2003 | B2 |
6867123 | Katagiri et al. | Mar 2005 | B2 |
7122459 | Feng | Oct 2006 | B2 |
7126164 | Johnson et al. | Oct 2006 | B2 |
7239025 | Farrar | Jul 2007 | B2 |
7465653 | Huang et al. | Dec 2008 | B2 |
7473998 | Tsai | Jan 2009 | B2 |
7846830 | Takewaki et al. | Dec 2010 | B2 |
20050069782 | Elenius et al. | Mar 2005 | A1 |
20060278984 | Yamada | Dec 2006 | A1 |
20070001301 | Wang | Jan 2007 | A1 |
20070018322 | Park et al. | Jan 2007 | A1 |
20080150134 | Shinkai et al. | Jun 2008 | A1 |
20080169539 | Fang et al. | Jul 2008 | A1 |
20090298277 | MacKay et al. | Dec 2009 | A1 |
20100019347 | McLellan et al. | Jan 2010 | A1 |
20100096744 | Mori et al. | Apr 2010 | A1 |
20100099222 | Pendse et al. | Apr 2010 | A1 |
Number | Date | Country |
---|---|---|
2008-172232 | Jul 2008 | JP |
Number | Date | Country | |
---|---|---|---|
20120083114 A1 | Apr 2012 | US |