Patent Application
20160247726
The present application claims priority of Chinese Patent Application (No. 201310696063.0), filed on Dec. 18, 2013, which is incorporated herein by reference in its entirety.
The invention refers to a method for fabricating a quasi SOI source-drain multi-gate device, belonging to a manufacturing technology field of an ultra large scale integrated circuit.
Nowadays, semiconductor manufacturing industry develops rapidly under the guidance of Moore's Law, where power consumption need be reduced as much as possible while performance and integration density of integrated circuits are improved constantly. Fabricating of an ultra-short channel device with high-performance, low-power is a focus of a future semiconductor manufacturing industry. After progressing to a 22 nm technology node, in order to overcome the problems described above, the device of a multi-gate structure becomes the hotspot of the semiconductor device nowadays due to its excellent short channel control ability and ballistic transport capacity. A 22-nanometer product of Intel has applied this structure, and exhibits the advantages of high performance and low power consumption. On the other hand, a quasi SOI source-drain device makes a leakage current be further reduced by adding an insulating isolation layer to both ends of the source and the drain, and especially for the field of ultra low power consumption devices, has great potential.
However, at present, as to the prior process for fabricating a device of quasi SOI source-drain multi-gate structure, a quasi SOI isolation layer is formed typically by performing thermal oxidation, which has a higher thermal budget, and can not be applied well to the manufacture of a large scale integration; and the prior process is limited to a Si substrate material, and can not expand well to a semiconductor substrate with a high mobility such as germanium or III-V material etc.
A method for fabricating a quasi SOI source-drain multi-gate device provided by the present invention solves at the same time these two problems described above, the fabricating process of which has better compatibility and expansibility. Furthermore, it has the characteristics that its multi-gate structure has a good gate control ability, and has a smaller leakage current and a lower power consumption in comparison with the process for fabricating the prior planar quasi SOI source-drain device.
In order to solve the problems described above, the present invention provides a method for fabricating a quasi SOI source-drain multi-gate device, the fabrication process of this method has better compatibility and expansibility, further has the characteristics that its multi-gate structure has a good gate control ability, and has a smaller leakage current and a lower power consumption in comparison with the process for fabricating the prior planar quasi SOI source-drain device.
The method for fabricating a quasi SOI source-drain multi-gate device comprises in sequence the following steps of:
In the method for fabricating a quasi SOI source-drain multi-gate device described above, the first semiconductor substrate is an IV or III-V semiconductor material, wherein, the IV semiconductor material is silicon, germanium or Silicon germanium, the III-V semiconductor material is gallium arsenide or indium arsenide.
Preferably, in the method for fabricating a quasi SOI source-drain multi-gate device described above, the etching is an anisotropy dry etching process, which may be performed by using a photoresist or a hard mask as a barrier layer, wherein the hard mask may be silicon oxide or silicon nitride.
After the performing of STI isolation in the step 2), it may be selected to retain a hard mask on the top on the Fin strip of the first semiconductor substrate so as to finally form a device of a double gate structure, or to remove the hard mask on the top of Fin strip of the first semiconductor material so as to finally form a device of a three-gate structure.
The step 3) further comprises the following steps: firstly, forming a layer of oxide used as the gate dielectric layer on the substrate by performing thermal oxidation, secondly forming the gate material layer by using low pressure chemical vapor deposition (LPCVD) and CMP for planarization, then forming a gate hard mask layer by using LPCVD, and finally forming the gate stack structure by performing photolithography and etching on the gate dielectric layer, the gate material layer and the gate hard mask layer; wherein: the gate dielectric may be oxide or oxynitride, of the first semiconductor substrate, formed by performing oxidation and subsequent annealing, may be a dielectric material with high dielectric constant, such as aluminum oxide, hafnium oxide or yttrium oxide, formed by performing ALD, or may also be a composition of the oxide or oxynitride of the first semiconductor substrate and the dielectric material with high dielectric constant; the gate material is polysilicon formed by performing CVD, or is a conductive material, specifically titanium nitride, tantalum nitride, titanium or aluminum, formed by performing ALD or PVD, and.
In the step 4) of the method for fabricating a quasi SOI source-drain muti-gate device, optionally, the implantation technology used in the forming of the doped structure of the source-drain extension region is conventional beam line ion implantation technology, plasma doping technology or monomolecular layer depositing and doping technology; the material of the first layer of sidewall on both sides of the gate stack is silicon nitride, which is formed by performing CVD and anisotropy dry etching.
In the step 5) of the method for fabricating a quasi SOI source-drain multi-gate device, further, the U-shape recessed source-drain structure in the step 5) is formed by performing etching, with an etching depth H1 and an etching depth H2 below a bottom of the Fin strip, so that the Fin strip on the first semiconductor substrate is etched completely; the Σ-shape recessed source-drain structure is formed based on the U-shape recessed source-drain structure by performing anisotropy wet etching, with an etching depth H3 greater than H2, on the first semiconductor substrate using TMAH etchant, the S-shape recessed source-drain structure is formed based on the U-shape recessed source-drain structure by: firstly forming a second layer of sidewall with L2 width by performing CVD and anisotropy dry etching, where a material for the second layer of sidewall is different from the material for the first layer of sidewall and has an anisotropic dry etching selectivity more than 1:5 with regard to the first semiconductor material, secondly performing isotropy dry etching, with a vertical etching depth H4 and a lateral etching width L3 greater than L2, on the first semiconductor substrate, and removing the second layer of sidewall by performing isotropy wet etching.
The U-shape recessed source-drain structure has an etching depth H2, the Σ-shape recessed source-drain structure has an etching depth H2+H3, and the S-shape recessed source-drain structure has an etching depth H2+H4. In the method for fabricating a quasi SOI source-drain multi-gate device, the etching depth H5 of the U-shape recessed source-drain structure is less than the etching depth of the U-shape recessed source-drain structure, the etching depth of the Σ-shape recessed source-drain structure or the etching depth of the S-shape recessed source-drain structure, so that a window is reserved in advance in the recessed source-drain extension region so as to form the contact for the source-drain by subsequent epitaxial growing process.
In the step 6) of the method for fabricating a quasi SOI source-drain multi-gate device, the material for the quasi SOI source-drain isolation layer is different from the material for the first layer of sidewall, aluminum oxide with better thermal conductivity or silicon oxide may be selected.
In the method for fabricating a quasi SOI source-drain multi-gate device, optionally, the material of the epitaxial second semiconductor which is in-situ doped in step 7) is different from or is the same as the material of the first semiconductor, the source and drain of CMOS is formed by in-situ doping the material of the epitaxial second semiconductor, wherein P-type doping is performed on PMOS or N-type doping is performed on NMOS; manner of the annealing for activating used in the step 7) is selected from one or more of the following manners: furnace annealing, rapid thermal annealing, sparkling annealing and laser annealing.
Using Si substrate as the first semiconductor substrate is taken as an example, the technical solution of the method for fabricating a quasi SOI source-drain multi-gate device according to the present invention comprises the following steps:
The present invention has the technical effects as follows:
The method for fabricating the quasi SOI source-drain multi-gate device according to the present invention has the characteristics that its multi-gate structure has a good gate control ability, and has a smaller leakage current and a lower power consumption in comparison with the process for fabricating a prior planar quasi SOI source-drain multi-gate device. At the same time, the fabrication process according to the present invention has a smaller thermal budget and overcomes the shortcoming and limitation of the prior fabrication process of quasi SOI source-drain multi-gate device that a thermal budget is higher and only a silicon material can be used as a substrate; and the fabrication process can be compatible with the process of the traditional CMOS, can be applied to the semiconductor materials such as germanium, germanium silicon and III-V groups in addition to silicon, and can benefit being applied to the manufacturing of large scale integrated circuit.
In
1—a silicon substrate; 2—a first layer of silicon oxide (a buffer layer for silicon nitride); 3—a first layer of silicon nitride (a stop layer for CMP); 4—silicon Fin strip; 5—a second layer of silicon oxide (back fill material for trench of STI); 6—a third layer of silicon oxide (a dummy gate dielectric layer); 7—a first layer of polysilicon (a dummy gate material layer); 8—a second layer of silicon nitride (a gate hard mask layer); 9—a third layer of silicon nitride (a first layer of sidewall); 10—U-shape recessed source-drain structure; 11—Σ-shape recessed source-drain structure; 12—a fourth layer of silicon oxide (a second layer of sidewall); 13—S-shape recessed source-drain structure; 14—a first layer of aluminum oxide (a recessed source-drain isolation material); 15—epitaxial source and drain; 16—a fifth layer of silicon oxide (a 0th isolation dielectric layer); 17—aluminum.
Hereinafter, the present invention is described in detail with reference to the specific embodiments in conjunction with the accompanying drawings. Specifically, a process solution for fabricating a quasi SOI source-drain multi-gate device proposed by the present invention is provided, which does not limit the scope of the invention in any way.
The specific implementation steps for fabricating a quasi SOI source-drain multi-gate device on a silicon substrate by a gate-last process are provided as follows:
1. a first layer of silicon oxide 2 of 100 Å, is formed on a silicon substrate 1 by thermal oxidation, as a buffer layer for silicon nitride;
2. a first layer of silicon nitride 3 of 500 Å, is deposited on the first layer of silicon oxide by performing LPCVD, as a stop layer for Chemical Mechanical Polishing (CMP);
3. a hard mask layer for silicon Fin strip is formed by performing photolithography and anisotropic dry etching on the first layer of silicon nitride 3 of 500 Å and the first layer of silicon oxide 2 of 100 Å;
4. the silicon substrate of 3000 Å is etched by performing anisotropic dry etching to form the silicon Fin strip 4, and the silicon Fin strip after etching has a width 10 nm, as shown in
5. a second layer of silicon oxide 5 of 8000 Å, is deposited by performing HDPCVD, as a back fill material for a trench of Shallow Trench Isolation (STI);
6. the second layer of silicon oxide 5 is planarized by performing CMP, which stops on the first layer silicon nitride 3;
7. the second layer of silicon oxide 5 of 900 Å is etched by performing the anisotropic dry etching, the silicon Fin strip after etching has a height H1=30 nm;
8. the first layer of silicon nitride 3 of 500 Å is removed by performing an isotropic wet etching using concentrated phosphoric acid solution at 170° C., and the first layer of silicon oxide 2 of 100 Å is removed by performing the isotropic wet etching using hydrofluoric acid solution, as shown in
9. a third layer of silicon oxide 6 of 50 Å, is formed on the silicon substrate by performing the thermal oxidation, as a dummy gate dielectric layer;
10. a first layer of polysilicon 7 of 2000 Å, is deposited by performing LPCVD, as a dummy gate material layer;
11. the first layer of polysilicon 7 is planarized by performing CMP to have 1000 Å;
12. a second layer of silicon nitride 8 of 500 Å, is deposited by performing LPCVD, as agate hard mask layer;
13. the second layer of silicon nitride 8 of 500 Å, the first layer of polysilicon 6 of 1000 Å and the third layer of silicon oxide 6 of 50 Å are etched by performing photolithography and anisotropic dry etching to form a gate stack structure with a gate length 30 nm, as shown in
14. ion As is implanted into a source-drain extension region by performing ion implantation with a dose of 1e15cm-2, an energy of 5 keV and an angel of 10°, and is implanted in four times to achieve a doping;
15. a third layer of silicon nitride 9 is deposited by LPCVD, as a material for a first layer of sidewall, the deposited thickness is L1=300 Å;
16. the third layer of silicon nitride 9 of 600 Å is etched by performing anisotropic dry etching and the third layer of silicon nitride 9 on both sides of silicon Fin strip is removed by using over-etching, so as to form the first layer of sidewall on both sides of the gate stack structure with a width 300 Å, as shown in
17. the silicon substrate is etched by performing the anisotropic dry etching, wherein a total etching depth is H1+H2=600 Å, the silicon Fin strip is etched completely with an etching depth H1=30 nm, and an etching depth below a bottom of the silicon Fin strip is H2=300 Å. and thereby a U-shape recessed source-drain structure 10 is formed, as shown in
18. the silicon substrate is etched by performing the anisotropic wet etching, the etching depth being H3=500 Å, meeting H3>H2, and thereby a Σ-shape recessed source-drain structure 11 is formed, as shown in
19. a fourth layer of silicon oxide 12 of 300 Å, is deposited by performing LPCVD, as a second layer of sidewall;
20. a fourth layer of silicon oxide 12 of 600 Å is etched by performing the anisotropic dry etching to form the second layer of sidewall with a width 300 Å for protecting the source-drain extension region from removing in the subsequent isotropic dry etching process, as shown in
21. the silicon substrate is etched by performing the isotropic dry etching, a vertical etching depth being H4=500 Å, a lateral etching width being L2=800 Å, meeting L2>L1, and thereby a S-shape recessed source-drain structure 13 is formed;
22. the fourth layer silicon oxide 12 of 300 Å (the second sidewall) is removed by performing the isotropic wet etching, as shown in
23. a first layer of aluminum oxide 14, is deposited by performing LPCVD, as a material for a quasi SOI source-drain isolation layer;
24. the first layer of aluminum oxide 14 is planarized by performing CMP, which stops on the second layer of silicon nitride 8 (the gate hard mask layer);
25. the first layer of aluminum oxide 14 of 1250 Å is etched by performing the anisotropic dry etching, which stops on the second layer of silicon oxide 5, that is, on the STI silicon oxide;
26. the first layer of aluminum oxide 14 of 200 Å is etched by performing the isotropic wet etching using hydrochloric acid, the etching depth being less than H2, the quasi SOI source-drain isolation layer is formed, the thickness of the isolation layer being H5, meeting H5<H2 for the U-shape recessed source-drain structure, as shown in
27. an epitaxial P-type germanium silicon source and drain 15 of 500 Å is formed by performing in-situ doping through an epitaxial window for the source-drain extension region reserved in advance;
28. laser annealing is performed for a period of 1 ms at a temperature of 1200° C.
29. rapid thermal annealing is performed with an initial temperature and a final temperature both of 400° C., a peak temperature of 900° C., an ascending temperature of 200° C./s and a descending temperature of 150° C./s, as shown in
When the gate-last process is used, the previous dummy gate need be removed, and the high k metal gate need be deposited again, comprising the steps of:
30. a fifth layer of silicon oxide 16 of 5000 Å is deposited by performing LPCVD, as a 0th isolation dielectric layer;
31. the fifth layer of silicon oxide 16, the second layer of silicon nitride 8 and the third layer of silicon nitride 9 are planarized by performing CMP, which stops on the first layer of polysilicon 7 (the gate material layer).
32. the first layer of polysilicon 7 of 1000 Å, i.e., the dummy gate material layer is removed by performing the isotropic wet etching using TMAH solution;
33. the third layer of silicon oxide 6 of 50 Å, i.e., the dummy gate dielectric layer, is removed by performing the isotropic wet etching using hydrofluoric acid solution as shown in
34. a silicon oxide interface layer of 10 Å is formed by performing an in situ vapor oxidation;
35. a first layer of high dielectric constant dielectric, i.e., hafnium oxide of 20 Å, is deposited by performing ALD, which is a true gate dielectric layer;
36. a first layer of metal work function, i.e., titanium nitride of 50 Å, is deposited by performing ALD, which is a true gate work function adjusting layer;
37. a first layer of metal gate, i.e., aluminum 17 of 2000 Å, is deposited by performing PVD, which is a true gate material layer;
38. the first layer metal gate 17 is planarized by performing CMP, which stops on the fifth layer of silicon oxide 16, as shown in
39. finally, a contact and a metal interconnection are formed, as shown in
The embodiments described above do not be used to limit the present invention, various changes and modification can be made by a person skilled in the art without departing from the spirit and scope of the present invention, and the protection scope of the present invention is defined by the claims.
| Number | Date | Country | Kind |
|---|---|---|---|
| 2013 10696063.0 | Dec 2013 | CN | national |
| Filing Document | Filing Date | Country | Kind |
|---|---|---|---|
| PCT/CN2014/074361 | 3/31/2014 | WO | 00 |
