Method of improving adhesion between molding compounds and an apparatus thereof

Abstract

Embodiments of the present invention relate to a semiconductor package that includes a locking feature. The locking feature is provided by an unnatural surface roughness of a first molding compound to increase adhesion with a second molding compound. Surfaces of first molding compound are roughened by an abrasion process such that the surfaces are rougher than a natural surface roughness. The roughened surfaces of the first molding compound provide better adhesion of the second molding compound to the roughened surfaces than to untreated surfaces (e.g., surfaces with the natural surface roughness).

Description

FIELD OF THE INVENTION

The present invention relates to semiconductor packaging. More specifically, the present invention relates to improved adhesion between molding compounds in semiconductor packages.

BACKGROUND OF THE INVENTION

Semiconductor packages with poor adhesion between two molding compounds can lead to reliability issues, including package failure. Thus, there is a need for a semiconductor package with improved adhesion strength on the two molding compounds.

SUMMARY OF THE INVENTION

Embodiments of the present invention relate to a semiconductor package that includes a locking feature. The locking feature is provided by an unnatural surface roughness of a first molding compound to increase adhesion with a second molding compound. Surfaces of first molding compound are roughened by an abrasion process such that the surfaces are rougher than the natural surface roughness of an untreated molding compound surface. The roughened surfaces of the first molding compound provide better adhesion of the second molding compound to the roughened surfaces than to untreated surfaces (e.g., surfaces with the natural surface roughness).

In one aspect, a semiconductor package is provided. The semiconductor device includes a molded leadframe. The molded leadframe includes a partially etched leadframe that is partially encased in a first molding compound. A top surface of the first molding compound has an unnatural surface roughness that is rougher than a natural surface roughness of an untreated molding compound surface. The semiconductor package also includes a die electrically mounted on the molded leadframe, and a second molding compound partially encapsulating the die and the molded leadframe. A bottom surface of the second molding compound conforms to the unnatural surface roughness of the top surface of the first molding compound.

In some embodiments, the unnatural surface roughness of the top surface of the first molding compounds creates a locking feature to a following compound molding process. In some embodiments, the locking feature is created in part by first molding compound fillers.

The first molding compound and the second molding compound are of the same material. Alternatively, the first molding compound and the second molding compound are of different materials. In some embodiments, the different materials have different thermal characteristics.

In some embodiments, the semiconductor package is adjacent to at least one other semiconductor package in an molded array, and the second molding compound extends from one end of the molded array to an opposite end of the molded array. The at least one other semiconductor package in the molded array is similarly configured as the semiconductor package.

In some embodiments, side surfaces of exterior contacts are align with side surfaces of the second molding compound.

In another aspect, a method of manufacturing semiconductor devices is provided. The method includes obtaining a molded leadframe that includes a top side and a bottom side, wherein the molded leadframe includes a partially etched leadframe that is partially encapsulated with a first molding compound, wherein a top surface of the first molding compound has the natural surface roughness of an untreated molding compound surface. The method also includes performing an abrasion procedure to roughen the top surface of the first molding compound such that, after the abrasion procedure, the top surface of the first molding compound has an unnatural surface roughness that is rougher than the natural surface roughness. The method also includes mounting a plurality of dies on the molded leadframe, encapsulating the plurality of dies with a second molding compound to form a molded array, wherein a bottom surface of the second molding compound conforms to the unnatural surface roughness of the top surface of the first molding compound, and singulating the molded array to form discrete semiconductor devices.

In some embodiments, obtaining a molded leadframe includes coupling a tape to a bottom side of the etched leadframe, placing the etched leadframe with the tape in a mold, injecting the first molding compound into the mold such that the first molding compound fills all empty cavities, thereby partially encapsulating the etched leadframe, and removing the etched leadframe that is partially encapsulated with the first molding compound.

In some embodiments, the abrasion procedure includes coating a top surface of the first molding compound with an adhesion promoter material, heating the molded leadframe with the adhesion promoter material such that the adhesion promoter material reacts with a portion of the first molding compound, and etching away a baked film, resulting in the top surface of the first molding compound having the unnatural surface roughness.

In some embodiments, the molded leadframe with the adhesion promoter material is heated to a temperature that allows the adhesion promoter material to react with a first molding compound resin but not with first molding compound fillers, which thereby results in the baked film. The baked film is etched out using a wet chemical permanganic acid.

In some embodiments, the top surface of the first molding compound having the unnatural surface roughness provides anchor points for the second molding compound.

The plurality of dies is mounted to the molded leadframe via wires. Alternatively, the plurality of dies is mounted to the molded leadframe via metallic bumps.

In some embodiments, the method includes, after performing an abrasion procedure and before mounting a plurality of dies, removing the tape.

BRIEF DESCRIPTION OF THE DRAWINGS

Embodiments will now be described by way of examples, with reference to the accompanying drawings which are meant to be exemplary and not limiting. For all figures mentioned herein, like numbered elements refer to like elements throughout.

FIG. 1 illustrates a cross-sectional view of an exemplary semiconductor package in accordance with some embodiments of the present invention.

FIGS. 2A-2C illustrate a package forming process of manufacturing the semiconductor device of FIG. 1 in accordance with some embodiments of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

Reference is made in detail to the embodiments of the present invention, examples of which are illustrated in the accompanying drawings. While the invention is described in conjunction with the embodiments below, it is understood that they are not intended to limit the invention to these embodiments and examples. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which can be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of the present invention, numerous specific details are set forth in order to more fully illustrate the present invention. However, it is apparent to one of ordinary skill in the prior art having the benefit of this disclosure that the present invention can be practiced without these specific details. In other instances, well-known methods and procedures, components and processes have not been described in detail so as not to unnecessarily obscure aspects of the present invention. It is, of course, appreciated that in the development of any such actual implementation, numerous implementation-specific decisions must be made in order to achieve the developer's specific goals, such as compliance with application and business related constraints, and that these specific goals vary from one implementation to another and from one developer to another. Moreover, it is appreciated that such a development effort can be complex and time-consuming, but is nevertheless a routine undertaking of engineering for those of ordinary skill in the art having the benefit of this disclosure.

FIG. 1 illustrates a cross-sectional view of an exemplary semiconductor package 100 in accordance with some embodiments of the present invention. The package 100 includes electronic component(s) 102 coupled to a molded leadframe 110 via bond wires or, alternatively or in addition to, metallic bumps. The package 100 also includes a second molding compound 108 encapsulating the electronic component 102 to the molded leadframe 110. The molded leadframe 110 is a partially etched leadframe that includes a plurality of contacts 104 and that is partially molded or encased with a first molding compound 106. In some embodiments, the molded leadframe 110 can also include step cavities (not illustrated) capable of receiving a thicker electronic component or multiple stacked electronic components, larger wires or metallic bumps. For example, a step cavity is configured to receive an electronic component such that the bottom surface of the electronic component is positioned below the top surface of the molded leadframe.

A magnified view 112 shows the adhesion between the two molding compounds 106, 108. Each molding compound 106, 108 includes molding compound fillers 106a, 108a and molding compound resin 106b, 108b. The high magnification view 112 shows the roughness 106c of a top surface of the first molding compound 106 after a surface treatment process that is required to achieve an adhesion with the second molding compound 108 that is better than an adhesion when the first molding compound 106 is untreated. After the surface treatment process, the roughness 106c of the top surface of the first molding compound 106 is rougher than the natural surface roughness of an untreated molding compound surface. In other words, the top surface of the first molding compound 106 has an unnatural surface roughness that is rougher than the natural surface roughness. The strength of the molding compound adhesion is created by the roughness 106a of the top surface of the first molding compound 106 in the molded leadframe strip 110. A bottom surface of the second molding compound 108 conforms to the unnatural surface roughness 106a of the top surface of the first molding compound 106.

FIGS. 2A-2C illustrate a package forming process 200 of manufacturing the semiconductor device 100 of FIG. 1 in accordance with some embodiments of the present invention. At Step 201, a tape 202 is coupled to a bottom side of a partially etched leadframe. The leadframe is etched using a half-etch technique to form a plurality of contacts 204. In some embodiments, the plurality of contacts 204 can be arranged to includes a first portion as exterior contacts and a second portion as interior contacts. Although not illustrated, the leadframe can also be etched to form a plurality of die attach pads. In some embodiments, the tape 202 is able to withstand a high temperature application. At Step 203, the partially etched leadframe is partially encapsulated with a first molding compound 206 to form a molded leadframe 210. In some embodiments, the partially etched leadframe with the tape 202 is placed inside a mold, which is used to effectuate an injection therein of the first molding compound 206. Once the partially etched leadframe is in place between a top portion and a bottom portion of the mold, the first molding compound 206 is injected and fills all empty cavities. The first molding compound 206 can be a thermoset compound or thermoplastic compound. When removed from the mold, the molded leadframe 210 is formed. Optionally, a de-gate/de-runner step removes excess molding compound. A magnified view is provided of the natural surface roughness 216 of a top surface of the first molding compound 206 before a surface treatment process (abrasion procedure). The molded leadframe 210 includes a top side and a bottom side. The bottom side of the molded leadframe 210 is coupled with the tape 202. Electronic components are to be mounted to the top side of the molded leadframne 210.

To prepare the first molding compound 206 for better adhesion with a second molding compound, the top surface of the first molding compound 206 is roughened so that the top surface has an unnatural surface roughness that is rougher than the natural surface roughness. At Step 205, a coating processes is performed to coat an “adhesion promoter” material 208 on at least the top surface of the first molding compound 206 of the molded leadframe 210. The coating process can be either a spraying or dipping process. The Step 205 shows the result from a dipping process, where a bottom of the tape 202 is coated. In some embodiments, the bottom of the tape 202 is not coated when a spraying process is performed. A magnified view is provided of the layer of adhesion promoter material 208 directly on the top surface of the first molding compound 206.

Continuing with the process 200, at Step 207, the molded leadframe 210 with the adhesion promoter material 208 is heated. In some embodiments, the molded leadframe 210 with the adhesion promoter material 208 is heated to 90° C. to 150° C. for approximately 10 minutes, for example, in an oven. Other temperatures and other heating durations are contemplated. The adhesion promoter material 208 is activated with the heat, thereby reacting with a portion 212 of the first molding compound 206, resulting in a baked film. In particular, the adhesion promoter material 208 reacts with the molding resin 206b in the portion 212 of the first molding compound 206 but not with the compound filler 206a in the portion 212 of the first molding compound 206. In addition, the adhesion promoter material 208 does not react with the metal part of the molded leadframe 210 and with the tape 202.

At Step 209, the baked film is etched away, leaving the top surface of the first molding compound 206 that is rougher 214 than the natural surface roughness 216 of the first molding compound 206 (e.g., before the surface treatment process). Put differently, after the baked film is etched away, the surface of the first molding compound 206 has an unnatural surface roughness. In some embodiments, a wet chemical permanganic acid is used to etch out the baked film, resulting a roughened leadframe 220. The roughness 214 of the top surface of the first molding compound 206, which is created at least by the compound fillers 206a, provides anchor points for a following molding compound. Other abrasion processes are contemplated to roughen the top surface of the first molding compound 206 to obtain an unnatural surface roughness.

Continuing with the process 200, at Step 211, a plurality of dies 222 is coupled with the roughened leadframe 220. Coupling of the plurality of dies 222 with the roughened leadframe 220 can be via wires 224 (as illustrated) or via metallic bumps (not illustrated). In some embodiments, the tape is removed prior to the Step 211. Alternatively, the tape is removed after the Step 211. At Step 213, molding is performed to encapsulate the plurality of dies 222 inside a second molding compound 226, which includes compound fillers 226a and compound resin 226b, to form a molded array 228. Circuitry is inside the second molding compound 226. In some embodiments, the second molding compound 226 and the first molding compound 206 are of the same material. Alternatively, the second molding compound 226 and the first molding compound 206 are able to be different to meet the demands of particular applications. By way of example, different molding compounds have different thermal characteristics such as thermal resistivity and thermal expansion. A magnified view is provided of the adhesion of the molding compounds 206, 226. The roughness 214 of the top surface the first molding compound 206 creates a locking feature for the second molding compound 226. A bottom surface of the second molding compound 226 conforms to the roughness 214 of the top surface the first molding compound 206. The molded array 228 includes a package/top side and an interfacing/bottom side.

At Step 215, a cut through procedure is performed from the top side to the bottom side of the molded array 228 to form individual/discrete semiconductor packages 232. A tool 230, such as a saw, is used to fully cut the molded array 228 to singulate the semiconductor packages 232. Each of the plurality of semiconductor devices 232 is similarly configured at the semiconductor device 100. The singulated semiconductor packages 232 are generally tested, subjected to stress, and tested again to ensure reliability and to filter out non passing or non standard units.

Returning to FIG. 1, the unnatural surface roughness 106a of the top surface of the first molding compound 106 creates the locking feature to a following compound molding process. The first molding compound 106 comprises compound fillers 106a and compound resin 106b. The roughness 106a is created at least by the compound fillers 106a, which provides anchor points for the second molding compound 108. The adhesion between the two molding compounds 106, 108 is stronger than the adhesion when the top surface of first molding compound 106 is untreated (e.g., not roughened).

Although one package type is discussed above in FIGS. 1 and 2, different package types are contemplated and can be formed using the discussed molding compound surface preparation techniques. It should also be understood that even though the discussed molding compound surface preparation pertains to multi-molding compound layers, a surface(s) of a molding compound can also be prepared accordingly for adhesion with a metal layer. An exemplary molding compound to metal layer adhesion is discussed in the co-pending U.S. patent application Ser. No. 15/167,757, entitled “A Semiconductor Package with Plated Metal Shielding and a Method thereof,” filed on May 27, 2016, which is hereby incorporated by reference in its entirety.

The present invention has been described in terms of specific embodiments incorporating details to facilitate the understanding of principles of construction and operation of the invention. Such reference herein to specific embodiments and details thereof is not intended to limit the scope of the claims appended hereto. It is readily apparent to one skilled in the art that other various modifications can be made in the embodiment chosen for illustration without departing from the spirit and scope of the invention as defined by the claims.

Claims

1. A semiconductor package comprising: a molded leadframe including a partially etched leadframe that is partially encased in a first molding compound, wherein the first molding compound includes first molding compound fillers and first molding compound resin, wherein a top surface of the first molding compound has an unnatural surface roughness that is rougher than a natural surface roughness of an untreated molding compound surface, wherein a portion of the first molding compound fillers that couples with a subsequent molding compound has filler tips that protrude beyond all of the various uppermost surfaces of the first molding compound resin to substantially form the unnatural surface roughness of the first molding compound;a die electrically mounted on the molded leadframe; anda second molding compound partially encapsulating the die and the molded leadframe, wherein a bottom surface of the second molding compound conforms to the unnatural surface roughness of the top surface of the first molding compound.

2. The semiconductor package of claim 1, wherein the unnatural surface roughness of the top surface of the first molding compounds creates a locking feature to a following compound molding process.

3. The semiconductor package of claim 2, wherein the locking feature is created in part by the first molding compound fillers.

4. The semiconductor package of claim 3, wherein the first molding compound and the second molding compound are of the same material.

5. The semiconductor package of claim 3, wherein the first molding compound and the second molding compound are of different materials.

6. The semiconductor package of claim 5, wherein the different materials have different thermal characteristics.

7. The semiconductor package of claim 3, wherein the semiconductor package is adjacent to at least one other semiconductor package in an molded array, wherein the second molding compound extends from one end of the molded array to an opposite end of the molded array.

8. The semiconductor package of claim 7, wherein the at least one other semiconductor package in the molded array is substantially the same as the semiconductor package.

9. The semiconductor package of claim 1, wherein side surfaces of exterior contacts are align with side surfaces of the second molding compound.

10. The semiconductor package of claim 3, wherein the first molding compound fillers provide anchor points for the second molding compound.

11. The semiconductor package of claim 3, wherein the die is at least partially directly contacting a top portion of the first molding compound of the molded leadframe.

12. The semiconductor package of claim 11, wherein the partially etched leadframe includes a plurality of contacts that is partially encased in the first molding compound.

13. The semiconductor package of claim 12, wherein a first portion of the plurality of contacts includes exterior contacts and a second portion of the plurality of contacts includes interior contacts.

14. The semiconductor package of claim 3, wherein the die is at least partially on the unnatural roughened top surface of the first molding compound of the molded leadframe.

15. A semiconductor package comprising: a molded leadframe including a partially etched leadframe that is partially encased in a first molding compound, wherein the first molding compound includes first molding compound fillers and first molding compound resin, wherein a top surface of the first molding compound has an unnatural surface roughness that is rougher than a natural surface roughness of an untreated molding compound surface, wherein a portion of the first molding compound fillers that couples with a subsequent molding compound has filler tips that protrude beyond all of the various uppermost surfaces of the first molding compound resin to substantially form the unnatural surface roughness of the first molding compound;a die at least partially mounted on the unnatural roughened top surface of the first molding compound of the molded leadframe; anda second molding compound partially encapsulating the die and the molded leadframe, wherein a bottom surface of the second molding compound conforms to the unnatural surface roughness of the top surface of the first molding compound.

16. The semiconductor package of claim 15, wherein the semiconductor package is adjacent to at least one other semiconductor package in an molded array, wherein the second molding compound extends from one end of the molded array to an opposite end of the molded array.

17. The semiconductor package of claim 16, wherein the at least one other semiconductor package in the molded array is substantially the same as the semiconductor package.

18. The semiconductor package of claim 15, wherein the first molding compound fillers are compound fillers that do not to react with an adhesion promoter material.

19. The semiconductor package of claim 18, wherein the first molding compound resin is a resin that reacts with the adhesion promoter.

20. The semiconductor package of claim 18, wherein the first molding compound fillers are dispersed throughout the first molding compound resin, wherein the portion of the first molding compound fillers is a topmost portion of the first molding compound fillers.