Package for a light emitting element

Information

  • Patent Grant
  • 8044412
  • Patent Number
    8,044,412
  • Date Filed
    Thursday, October 23, 2008
    16 years ago
  • Date Issued
    Tuesday, October 25, 2011
    13 years ago
Abstract
A high-brightness LED module includes a substrate with a recess in which a light emitting element is mounted. The recess is defined by a sidewalls and a relatively thin membrane. At least two micro-vias are provided in the membrane and include conductive material that passes through the membrane. A p-contact of the light emitting element is coupled to a first micro-via and an n-contact of the light emitting element is coupled to a second micro-via.
Description
TECHNICAL FIELD

This disclosure relates to a package for a light emitting device such as a light emitting diode.


BACKGROUND

Reduction in light emitting diode (LED) package size is an important factor in the design of various portable display technologies requiring compact design such as cell phones or handheld computers. Traditionally, LED's are housed in packages that include multiple components which occupy an area much larger than the LED chip itself.


High brightness (HB) LED chips are being operated at ever-increasing power levels. Generally, the light conversion efficiency of LED chips is fairly low such that heat generated by the LED chip has to be removed by the package to the surroundings.


It is common that the combination of the LED substrate, the submount and the package material are poorly suited for transferring heat from the LED chip to the surroundings. Highly thermally conductive material such as metal mounts cannot be used alone because the electrical contacts to the LED must be electrically isolated. While those contacts can be isolated, the necessary materials usually create a decrease in the thermal conductivity that limits the physical size and power of the chips that can be used in the package.


SUMMARY

Various aspects of the invention are recited in the claims. In one aspect, a high-brightness LED module includes a substrate (also referred to as submount or platform) with a recess in which a light emitting element is mounted. The recess is defined by sidewalls and a membrane. At least two through-holes filled with electrically conducting material (also referred to as micro-vias or through-contacts) are disposed in the membrane to electrically connect the light emitting element to the exterior of the package.





BRIEF DESCRIPTION OF THE DRAWINGS


FIG. 1 illustrates a cross-sectional view of an example of an optical package.



FIGS. 2-4 illustrate various details of the package of FIG. 1.



FIG. 5 illustrates a circuit schematic of the LED and electrostatic discharge (ESD) circuitry.



FIGS. 6A-6F illustrate various details of another example of an optical package.



FIGS. 7A-7C illustrate various details of a third example of an optical package.



FIGS. 8A-8B illustrate an implementation of an optical package that includes a lens.



FIGS. 9A-9B illustrate an implementation of an optical package that includes an array of LEDs.



FIG. 10 illustrates an implementation of an optical package that includes red, green and blue light emitting elements (RGB configuration).



FIG. 11 illustrates an implementation of an optical package that includes a lid and color conversion material.





DETAILED DESCRIPTION

I. First Implementation


As shown in FIG. 1, a package 20 includes a lid 22, a recess 24 and a substrate 26. One or more opto-electronic devices (light emitting or receiving) may be mounted in the recess 24 between the substrate 26 and lid 22. In this particular implementation, the opto-electronic device is a light emitting diode (LED) 28.


The substrate 26 may comprise, for example, a semiconductor material such as silicon (Si), so that the recess 24 may be formed by known etching processes. Anisotropic wet etching solutions such as aqueous potassium hydroxide may be used to form slanted sidewalls 30. In the implementation of FIG. 1, at least one of the sidewalls 30 of the recess 24 is slanted at an angle β of about 54.7°. The angle of the sidewalls 30 may differ in other implementations. For dry etching techniques, such as reactive ion etching, vertical sidewalls can be achieved. The etching process leaves a thin membrane 25 of silicon on which the LED 28 is supported. The sidewalls 30 may be coated with a material, such as metal, which acts as a reflecting surface 32 (see FIG. 2) to redirect light exiting from the side walls of the LED 28 towards the lid 22.


The lid 22 can comprise a material such as glass or silicon that is transparent to at least a specified wavelength of light (or a band of wavelength) emitted by the LED 28. In some implementations, the lid 22 is positioned over and covers the entire recess 24 (see FIG. 3). As shown in FIG. 2, a metal ring 34, which circumscribes the recess 24 may be formed on the surface of the substrate 26. A hermetic seal may be formed when the lid 22, which is positioned over the entire recess 24, is fused to the metal ring 34 using, for example, a solder reflow process or a thermo-compression bonding process. Other sealing techniques that do not require a metal seal ring 34 can be used as well, such as anodic bonding, glass frit bonding or epoxy bonding.


The LED 28 can be mounted in the recess 24, for example, by solder (e.g., eutectic AuSn metallurgy) or adhesive die attach techniques (using, e.g., either conductive or non-conductive adhesive). Wire bonds can be used to electrically connect contacts of the LED and micro-vias via bond pads 35a, 35b, which are deposited and patterned at the bottom of the recess 24 (see FIGS. 1-2). Preferably, the bond pads 35a, 35b comprise an electrically conducting material such as metal. As shown in FIG. 1, the bond pads 35a, 35b can be provided on a portion of the surface of thin silicon membrane 25 which includes electrically conductive feed-through material 38 formed in the thin silicon membrane 25. The electrically conductive feed-through material 38 provides electrical contact from the LED 28 and bond pads 35a, 35b through substrate 26 to the package exterior. The conductive feed-through material 38 may be provided, for example, using an electroplated feed-through metallization process and allows the LED 28 to remain sealed hermetically within the package. Other deposition techniques, such as physical vapor deposition (PVD) or chemical vapor deposition (CVD) may be used as well. In a particular implementation, hermetically sealing the through-holes includes providing a sandwiched stack of different materials, such as an adhesion layer, a plating base, a feed-through metallization, a diffusion barrier, a wetting layer, and an anti-oxidation barrier that comprises, for example, a noble metal. In applications where improved heat transfer between the package and an external support is desired, metal pads 39a may be provided on the package exterior on a side opposite the recess 24 (see FIG. 4). Additionally, metal pads 39b may cover and electrically connect to conductive feed-through material 38 as well as provide improved heat transfer to an external support. Metal pads 39b may be used as under-bump metallization (UBM) for solder interconnects to printed circuit boards (PCBs).


To provide protection from damage to the LED 28 that may occur as a result of excess electrical charge, electrostatic discharge (ESD) protection circuitry 40 can be formed in the thin membrane 25 region of the substrate 26 (see FIG. 2), for example, but not limited to, by a phosphorous and boron diffusion process. Preferably, the ESD circuitry 40 is connected in parallel with the LED 28 through the bond pads 35a, 35b. In the present implementation, for example, the ESD circuitry 40 comprises two zener diodes 40a, 40b configured back-to-back. FIG. 5 shows a circuit schematic of the ESD circuitry connected to the LED 28 and an external voltage supply 42. When excess electrical charge creates a voltage (V) across the LED 28 that exceeds a threshold voltage, the ESD circuitry 40 clamps the voltage (V) to a clamp voltage and diverts a current (Is) from the LED 28. The threshold voltage and clamp voltage are determined by the breakdown voltages of the zener diodes under reverse bias and the threshold voltages of the zener diodes under forward bias.


II. Second Implementation



FIG. 6A illustrates a second implementation of an LED package 600. The package 600, which includes substrate 626 and thin membrane 625, is in some implementations formed of silicon. The thermal conductivity of silicon is relatively high and the native silicon oxide can be used as an electrical isolator. Alternatively, thicker silicon oxide isolators can be obtained by thermal oxidation techniques. Also, silicon allows the use of surface mount technology (SMT), which is facilitated by micro-via technology. Silicon also allows wafer-level processing of the LED die attachment, testing and lens attachment (see, e.g., FIGS. 8A-8B). In instances in which the LED used in conjunction with the LED package comprises a silicon substrate, silicon is advantageously used for the package material because compatibility of thermal properties (e.g., the coefficient of thermal expansion) of the LED and the LED package are desirable. For example, it can be advantageous for the substrate and the LED to have similar coefficients of thermal expansion.


The package 600 includes a recess 624 defined by sidewalls 630 and membrane 625. Sidewalls 630 can be metallized to form a reflective coating 630a. Metallization of the sidewalls increases reflectivity and the light output of an LED that is mounted in the recess 624. While metals such as aluminum, silver or gold can be used to provide the reflective coating 630a, other reflective materials are suitable (including non-metals). To preserve reflectance over time, the reflective coating 630a can also include a protective coating such as, but not limited to, titanium oxide or silicon oxide. A protective coating may also comprise a variety of layers in a sandwich configuration, such as, but not limited to, silver-chromium compound, chromium, silicon oxide and silicon nitride. Also, in implementations for which it is desirable to scatter rather than reflect light from the coating 630a, the reflective coating 630a can be roughened or textured. Alternatively, the protective coating can be roughened or textured. Scattered light from the coating 630a would hit a lid 22 in shallow angles and reduce total internal reflection (TIR).


Bond pads 635 are disposed on the membrane 625. The bond pads 635, which can include a metal surface and solder, such as, but not limited to, eutectic AuSn solder, are arranged in a manner that corresponds with the contacts of associated LED chip that will be mounted thereto. The bond pads 635 cover a significant amount of the membrane, which can be advantageous for several reasons, including: (1) increased heat transfer from the LED chip to the package 600 (e.g., as a result of the high thermal conductivity of the bond pads 635) and (2) distributing the contacts across the LED surface generally increases the efficiency of the LED. Bond pads 635 are appropriate for use with, e.g., a flip-chip LED.



FIG. 6B is a cross-sectional view of package 600 taken through line B-B of FIG. 6A. As the package 600 can comprise, for example, a semiconductor material such as silicon, the recess 624 can be formed by known etching processes. Anisotropic wet etching solutions such as aqueous potassium hydroxide can be used to form the slanted sidewalls 630. Depending on the implementation, at least one of the sidewalls 630 of the recess 624 can be slanted at an angle (β) of about 54.7 degrees. The angle of the sidewalls 630 may differ in other implementations. For dry etching techniques, such as reactive ion etching, vertical sidewalls can be achieved.


The cross-sectional view illustrates that the portion of the substrate 626 that is thickest (i.e., measured by dimension A) forms a frame around the recess 624.


The etching process leaves a relatively thin membrane 625 on which an LED can be supported. Depending on the implementation, dimension A (i.e., the thickness of the frame portion of substrate 626) is between about 100 and 700 microns (μm) and dimension B (i.e., the thickness of the membrane 625) is between about 40 and 150 microns. For example, in one implementation, dimension A is about 400 microns and dimension B is about 60 microns. In another implementation, dimension A is between about 100 and 300 microns and dimension B is between about 40 and 80 microns. In another implementation, dimension A is about 410 microns and dimension B is about 55 microns. In another implementation, dimension A is about 410 microns and dimension B is about 60 microns. In another implementation, dimension A is about 650 micrometers and dimension B is about 150 micrometers. In another implementation, dimension A is between about 100 and 200 microns and dimension B is between about 40 and 80 microns. In some implementations, dimension A is more than 6 times larger than dimension B. In some implementations, the maximum of dimension A is between about 200 and 410 microns.


For example, in an implementation where dimension A (frame thickness) is about 410 microns and dimension B (membrane thickness) is between about 55 and 60 microns, dimension C (i.e., the width of the package 600) would be about 2 millimeters and dimension D (i.e., the width of the membrane 625) would be about 1.17 millimeters. Such an implementation would be well-suited, e.g., for a 1 millimeter by 1 millimeter LED chip. Therefore, in such an implementation, the thickness of the membrane is less than 3/10 the LED chip dimension, is less than 1/10 the LED chip dimension, and is about 1/18 of the LED chip dimension. In such an implementation, the frame thickness is more than twice that of the membrane, and is almost seven times as thick.


Bevel 650, which can surround the entire package 600 (see, e.g., FIG. 6C) is an etched feature that can facilitate solder inspection after the package 600 is mounted to a PCB. Bevels 650 are fully or partially covered with under-bump metallization (UBM) 639a. During PCB mounting, the solder will form a meniscus shape that can be inspected by top view means.



FIGS. 6C and 6D are perspective views of the package 600, illustrating (respectively) bottom and top views thereof. Bond pads 635 (see also FIG. 6A) are provided on a portion of the surface of the membrane 625, which includes electrically conductive through-contacts 638 formed in the thin membrane 625. The electrically conductive through-contacts 638 provide electrical contact from an LED (e.g., item 628 of FIG. 6E) and bond pads 635 through membrane 625 to the package 600 exterior. Bond wires or other electrical connections can be provided to connect the LED to the bond pads 635. The conductive through-contacts 638 may be provided, for example, using an electroplated feed-through metallization process and allow the LED to remain sealed hermetically within the package. Other deposition techniques, such as physical vapor deposition (PVD) or chemical vapor deposition (CVD) may be used as well. The conductive through-contacts 638 also can be formed by doping a portion of the silicon membrane 625. The conductive through-contacts 638 can be micro-vias. Through-contacts 638 can have the shape of holes or planar areas. In some implementations, hermetically sealing the through-holes includes providing a sandwiched stack of different materials, such as, but not limited to, an adhesion layer, a plating base, a feed-through metallization, a diffusion barrier, a wetting layer, and an anti-oxidation barrier that comprises, for example, a noble metal. The through-contacts 638 can be electrically coupled to under-bump metallization pads 639a that facilitate electrical connection to the LED mounted within the package 600. Of course, it is generally preferred that the through-contacts associated with the n-contact of the LED be electrically isolated from the through-contacts associated with the p-contact of the LED.


In applications where improved heat transfer between the package 600 and an external support is desired, a metal pad 639b can be provided on the package exterior on a side opposite the recess 624 (see FIG. 6B). The metal pad 639b can be disposed directly opposite the LED such that heat transfer away from the LED is enhanced. The metal pad 639b can be electrically isolated from metal pads 639a, or electrically connected to either of the metal pads 639a. In addition to providing electrical contact, metal pads 639a also can provide improved heat transfer to an external support.



FIG. 6E is a cross-sectional view of package 600 with an LED 628 mounted to the membrane 625. In this illustration, LED 628 is mounted using flip chip techniques and is coupled to the membrane 625 by way of bond pads 635. The LED 628 is mounted to the membrane 625 without using a separate sub-mount. The optically active layer 628a of the LED 628 causes it to emit light horizontally in a direction generally away from the membrane 625.


In the example discussed in connection with FIG. 6B where dimension A is about 410 microns, dimension B is between about 55 and 60 microns, dimension C is about 2 millimeters, and dimension D is about 1.17 millimeters, and dimension E (i.e., the side length of the LED 628) is about 1 millimeter. In some implementations, the LED 628 has an approximately square plan view, such that its width and depth in this perspective would be about equal (see FIG. 6F wherein dimensions E and F are about equal). The LED chip 628 is about 80 microns thick.



FIG. 6F is a view of the contact side (i.e., the side opposite to the optically-active side) of the LED 628. In this illustration, the contacts are divided into two groups by dotted lines. The first group of ten contacts is the n-contact 628n. The second group of six contacts is the p-contact 628p. Multiple contacts are advantageous, e.g., because distributing contacts across the LED surface increases LED efficiency and the high heat conductivity of the contacts facilitate transferring heat from the LED 628 to the package 600. Because the membrane (e.g., item 625) to which the LED is mounted is relatively thin, it effectively transfers heat out of the package 600. Heat transfer is further enhanced if the package is constructed of a material such as silicon. In this implementation, dimensions E and F are both about 1 millimeter.


III. Third Implementation



FIG. 7A illustrates a perspective view of a third implementation of an LED package 700. The package 700, which includes substrate 726 and membrane 725, is in some implementations formed of silicon. The thermal conductivity of silicon is relatively high and the native silicon oxide can be used as an electrical isolator. Alternatively, thicker silicon oxides can be formed by thermal oxidation techniques. Also, silicon allows the use of surface mount technology, which is facilitated by micro-via technology. Silicon also allows wafer-level processing of the LED die attachment, wire bonding, testing and lens attachment (see, e.g., FIGS. 8A-8B). In instances in which the LED used in conjunction with the LED package comprises a silicon substrate, silicon is advantageously used for the package material because compatibility of thermal properties (e.g., the coefficient of thermal expansion) of the LED and the LED package are desirable.


The package 700 includes a recess 724 defined by sidewalls 730 and membrane 725. Sidewalls 730 can be metallized to form a reflective coating 730a. Metallization of the sidewalls increases reflectivity and the light output from the package with an LED mounted in the recess 724. While metals such as aluminum, silver or gold can be used to create the reflective coating 730a, other reflective materials are suitable (including non-metals). To preserve reflectance over time, the reflective coating 730a also can include a protective coating such as, but not limited to, titanium oxide or silicon oxide. A protective coating may also comprise a variety of layers in a sandwich configuration, such as, but not limited to, silver-chromium compound, chromium, silicon oxide and silicon nitride. Also, because in some implementations it is desirable to scatter rather than reflect light from the coating 730a, the reflective coating 730a can be roughened or textured. Alternatively, the protective coating can be roughened or textured.


Contacts 751a and 751b are disposed on the membrane 725. The contacts 751a and 751b, which can include a metal surface and solder coating, are arranged in a manner that corresponds with the contacts of associated LED chip (e.g., item 628) that will be mounted thereto. The contacts 751a and 751b cover a significant amount of the membrane, which can be advantageous for several reasons, including: (1) increased heat transfer from the LED chip to the package 700 (e.g., as a result of the high thermal conductivity of the contacts) and (2) distributing the contacts across the LED surface generally increases the efficiency of the LED. Contacts 751a and 751b are appropriate for use with, e.g., flip chip LEDs with pre-deposited AuSn solder.


Contacts 751a (which can be coupled to the p-contact of an LED) and 751b (which can be coupled to the n-contact of an LED) are coupled to respective test contacts 701. The test contacts are deposited and patterned on the substrate and allow testing and/or burn-in of an LED that coupled to the contacts 751a and 751b. Test contacts 701 are advantageous because it allows testing and/or burn-in without having to (1) mount the package 700 to a PCB or (2) flip the package 700 to expose the through-contacts.



FIGS. 7B and 7C are perspective views of the package 600, illustrating bottom and cross-sectional views thereof. Contacts 751a and 751b (see also FIG. 7A) are provided on a portion of the surface of the membrane 725, which includes electrically conductive through-contacts 738 formed in the thin membrane 725. The electrically conductive through-contacts 738 provide electrical contact from the LED (e.g., item 628) and contacts 751a, 751b through membrane 725 to the package 700 exterior. The conductive through-contacts 738 can be provided, for example, using an electroplated feed-through metallization process and allow the LED to remain sealed hermetically within the package. Other deposition techniques, such as physical vapor deposition (PVD) or chemical vapor deposition (CVD) may be used as well. In some implementations, hermetically sealing the through-holes includes providing a sandwiched stack of different materials, such as, but not limited to, an adhesion layer, a plating base, a feed-through metallization, a diffusion barrier, a wetting layer, and an anti-oxidation barrier that comprises, for example, a noble metal. The through-contacts 738 can be electrically coupled to under-bump metallization pads 739a that facilitate electrical connection to the LED mounted within the package 700. UBM pads 739a can serve the additional purpose of conducting heat from the package 700 to the surface to which it is mounted.


Bevel 750, which can surround edges of package 700 proximate to the metal pads 739a, is an etched feature that can facilitate, e.g., solder inspection after the package 700 is mounted to a printed circuit board (PCB). Bevels 750 are fully or partially covered with under-bump metallization (UBM) 739a. During PCB mounting, the solder will form a meniscus shape that can be inspected by top view means.


The package 700 of this implementation can have the same dimensions as, for example, the implementation of FIGS. 6A-6E.


IV. Additional Advantages of a Silicon Substrate



FIG. 8A illustrates a cross-sectional view of a package 800 that includes a substrate 826 and a lens 875. The lens 875 can be used to focus the light output of the LED and simultaneously seal the package, thereby protecting the LED. The lens 875 can be constructed of glass or plastic and can have optical properties designed for the implementation.



FIG. 8B illustrates an assembly process for the package 800, facilitated by the use of a silicon substrate 826. Silicon wafer 826w comprises multiple areas for individual LED package substrates 826 formed thereon. Lens sheet 875s comprises a plurality of lenses 875 formed thereon. By utilizing wafer level processing, multiple packages 800 can be formed simultaneously, thereby decreasing production time and cost. Further advantages of wafer level processes include encapsulation, functional testing and burn-in.


V. Additional Implementations



FIGS. 9A and 9B illustrate an implementation of package a 900 that includes an array of nine LEDs 928a-928i. This implementation can be useful where a larger light output is needed than is possible from one single LED. The package 900 is larger than the previously described implementations, measuring approximately 2.6 millimeters by 2.6 millimeters. The nine LEDs 928a-928i can be driven independently, or multiple LEDs can be wired in series, parallel or any combination thereof.


The package 900, which includes substrate 926 and thin membrane 925, is in some implementations formed of silicon. The thermal conductivity of silicon is relatively high and the native silicon oxide can be used as an electrical isolator. Alternatively, thicker silicon oxides can be formed by thermal oxidation techniques. Also, silicon allows the use of surface mount technology, which is facilitated by micro-via technology. Silicon also allows wafer-level processing of the LED die attachment, testing and lens attachment (see, e.g., FIGS. 8A-8B). In instances in which the LED used in conjunction with the LED package comprises a silicon substrate, silicon is advantageously used for the package material because compatibility of thermal properties (e.g., the coefficient of thermal expansion) of the LED and the LED package are desirable.


The package 900 includes a recess 924 defined by sidewalls 930 and membrane 925. Sidewalls 930 can be metallized to form a reflective coating 930a. This increases reflectivity and the light output of an LED that is mounted in the recess 924. While metals such as aluminum, silver or gold can be used to create the reflective coating 930a, other reflective materials are suitable (including non-metals). To preserve reflectance over time, the reflective coating 930a may also include a protective coating such as, but not limited to, titanium oxide or silicon oxide, A protective coating may also comprise a variety of layers in a sandwich configuration, such as, but not limited to, silver-chromium compound, chromium, silicon oxide and silicon nitride. Also, because in some implementations it is desirable to scatter than reflect light from the coating 930a, the reflective coating 930a can be roughened or textured. Alternatively, the protective coating can be roughened or textured.



FIG. 10 illustrates an implementation of package 1000 that includes an array of three LEDs 1028r, 1028g and 1028b. These LEDs emit, respectively, red, green and blue light. This implementation can be useful in constructing a video display, e.g., using a plurality of packages 1000 as pixel elements. For video display use, it is generally preferred that each LEDs 1028r, 1028g and 1028b be driven independently. However, in implementations where this arrangement is used simply to provide high-brightness white light, the LEDs can be driven together.


The package 1000, which includes substrate 1026 and membrane 1025, is in some implementations formed of silicon. The thermal conductivity of silicon is relatively high and the native silicon oxide can be used as an electrical isolator. Alternatively, thicker silicon oxides can be formed by thermal oxidation techniques. Also, silicon allows the use of surface mount technology, which is facilitated by micro-via technology. Silicon also allows wafer-level processing of the LED die attachment, testing and lens attachment (see, e.g., FIGS. 8A-8B). In instances in which the LED used in conjunction with the LED package comprises a silicon substrate, silicon is advantageously used for the package material because compatibility of thermal properties (e.g., the coefficient of thermal expansion) of the LED and the LED package are desirable.


The package 1000 includes a recess 1024 defined by sidewalls 1030 and membrane 1025. Sidewalls 1030 can be metallized to form a reflective coating 1030a. Metallization increases reflectivity and the light output of an LED that is mounted in the recess 1024. While metals such as aluminum, silver or gold can be used to create the reflective coating 1030a, other reflective materials are suitable (including non-metals). To preserve reflectance over time, the reflective coating 1030a also can include a protective coating such as, but not limited to, titanium oxide or silicon oxide. A protective coating may also comprise a variety of layers in a sandwich configuration, such as, but not limited to, silver-chromium compound, chromium, silicon oxide and silicon nitride. Also, because in some implementations it is desirable to scatter than reflect light from the coating 1030a, the reflective coating 1030a can be roughened or textured. Alternatively, the protective coating can be roughened or textured.



FIG. 11 illustrates a package 1100 comprising a substrate 1126, LED 1128 and lid 1175. The lid 1175 comprises a color conversion layer 1175a. The color conversion layer 1175a can operate by filtering certain wavelengths of light, or may use a phosphor-type coating that is excited by the light emitted by the LED 1128. The lid 1175 can be, for example, a Fresnel or diffractive type.


A number of implementations of the invention have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. For example, various features (including, e.g., the thickness of the thin silicon membrane on which the LED mounted) described in connection with one of the foregoing implementations can be used in conjunction with other implementations as well. Accordingly, other implementations are within the scope of the claims.

Claims
  • 1. An LED package comprising: an LED chip having an optically active layer on a substrate;a platform, formed by a supporting frame surrounding a recessed membrane on which the LED chip is mounted in close thermal contact to the material of the platform, wherein the membrane is provided with one or more electrically isolated through-contacts made from electrically conducting material and connected to respective electrodes of the LED chip, wherein the LED chip has a side length dimension E, a thickness of the membrane is less than 3/10 the LED chip dimension (E) and a thickness of the supporting frame is more than twice the membrane thickness.
  • 2. The LED package according to claim 1 wherein the electrically conducting material is a semiconductor.
  • 3. The LED package according to claim 1 wherein the electrically conducting material is a conductor.
  • 4. The LED package according to claim 1, wherein the through contact has the shape of a hole or of planar areas.
  • 5. The LED package according to any one of claims 1-4, inclusive, wherein the LED has a side length dimension E, the thickness of the membrane is less than 1/10 the LED chip dimension (E) and the thickness of the supporting frame is more than twice the membrane thickness.
  • 6. The LED package according to any one of claims 1-4, inclusive, wherein the LED chip is mounted in flip chip technology and wherein the membrane comprises a plurality of through-holes respectively filled with electrically conducting material and connected to respective electrodes of the LED chip.
  • 7. The LED package according to any one of claims 1-4, inclusive, wherein the platform is made from silicon.
  • 8. The LED package according to any one of claims 1-4, inclusive, wherein the LED chip is mounted onto the platform without using a separate sub-mount.
  • 9. The LED package according to any one of claims 1-4, inclusive, wherein walls surrounding the membrane form a cavity and are arranged to reflect light emitted from the LED chip.
  • 10. The LED package according to claim 9 wherein the walls of the cavity are coated with a reflecting material.
  • 11. The LED package according to claim 10 wherein the reflecting material is textured so as to scatter light emitted by the LED.
  • 12. The LED package according to claim 10 wherein the reflecting material is coated by a protective layer.
  • 13. The LED package according to claim 10 wherein the reflecting material comprises gold, silver, or aluminum.
  • 14. The LED package according to any one of claims 1-4, inclusive, wherein the frame of the platform has a thickness of at least twice the membrane thickness.
  • 15. The LED package according to any one of claims 1-4, inclusive, comprising a color conversion material disposed opposite the optically active layer of the LED chip.
  • 16. The LED package according to claim 1 wherein the membrane is between about 40 and 80 microns thick.
  • 17. The LED package according to claim 1 wherein the frame is between about 100 and 200 microns thick.
  • 18. The LED package according to claim 1 wherein the frame is between about 100 and 410 microns thick.
  • 19. The LED package according to claim 1 wherein the LED chip is bonded to the membrane by adhesive die attach.
  • 20. The LED package according to claim 1 wherein the LED chip is bonded to the membrane by solder die attach.
  • 21. The LED package according to claim 1 further comprising a plurality of test contacts disposed on the frame, each test contact electrically coupled to a respective electrode of the LED.
  • 22. The LED package according to claim 1 further comprising a plurality of metal pads disposed on a surface of the platform opposite to a surface of the membrane to which the LED is mounted, the metal pads electrically coupled to respective through-contacts.
  • 23. The LED package according to claim 22 further comprising an aligned metal pad disposed on a surface of the platform opposite to the membrane surface to which the LED is mounted and substantially aligned with the location of the LED.
  • 24. The LED package according to claim 23 wherein the aligned metal pad is electrically coupled to one of the metal pads.
  • 25. The LED package according to claim 1 wherein the electrically conducting material is a metal.
  • 26. The LED package according to claim 1 wherein the electrically conducting material is a stack comprising a variety of metals.
  • 27. The LED package according to claim 1 wherein the membrane is between about 100 and 200 microns thick.
  • 28. The LED package according to claim 1 wherein the frame is between about 100 and 700 microns thick.
  • 29. The LED package according to any one of claims 1-4, inclusive, comprising a lid coupled with the supporting frame, the lid including a color conversion material.
  • 30. An LED package, comprising; an LED chip having an optically active layer on a substrate; a submount comprising a central recessed membrane, wherein the LED chip is mounted on the membrane in close thermal contact to the material of the submount, the thickness of the membrane being less than 100 microns and the thickness of a frame of the submount, which is integrally formed with the membrane, is substantially larger than the thickness of the membrane.
  • 31. The LED package according to claim 30 wherein the submount is made from silicon.
  • 32. The LED package according to any one of claims 30-31, inclusive, wherein walls surrounding the membrane form a cavity and are arranged to reflect light emitted from the LED chip.
  • 33. The LED package according to claim 32 wherein the walls of the cavity are coated with a reflecting material.
  • 34. The LED package according to claim 33 wherein the reflecting material is textured so as to scatter light emitted by the LED.
  • 35. The LED package according to claim 33 wherein the reflecting material is coated by a protective layer.
  • 36. The LED package according to any one of claims 30-31, inclusive, wherein the frame of the submount has a thickness of at least 300 microns.
  • 37. The LED package according to any one of claims 30-31, inclusive, further comprising a color conversion material disposed opposite the optically active layer of the LED chip.
  • 38. The LED package according to any one of claims 30-31 inclusive, wherein the membrane comprises at least a through-hole filled with electrically conducting material and connected to an electrode of the LED chip.
  • 39. The LED package according to claim 38 further comprising a plurality of metal pads disposed on a surface of the submount opposite to the membrane surface to which the LED is mounted, the metal pads electrically coupled to respective through-holes.
  • 40. The LED package according to claim 38 further comprising an aligned metal pad disposed on a surface of the platform opposite to the membrane surface to which the LED is mounted and substantially aligned with the location of the LED.
  • 41. The LED package according to claim 40 wherein the aligned metal pad is electrically coupled to one of the metal pads.
  • 42. The LED package according to any one of claims 30-31, inclusive, wherein the LED chip is mounted in flip chip technology and wherein the membrane comprises a plurality of through-holes respectively filled with electrically conducting material and connected to respective electrodes of the LED chip.
  • 43. The LED package according to claim 30 wherein the membrane is between about 40 and 80 microns thick.
  • 44. The LED package according to claim 30 wherein the LED chip is bonded to the membrane by adhesive die attach.
  • 45. The LED package according to claim 30 wherein the LED chip is bonded to the membrane by solder die attach.
  • 46. The LED package according to claim 30 further comprising a plurality of test contacts disposed on the frame, each test contact electrically coupled to a respective electrode of the LED.
  • 47. The LED package of claim 30 wherein the frame of the submount has a thickness of about 410 microns and the membrane has a thickness of about 60 microns.
  • 48. The LED package of claim 30 the membrane is between about 40 and 80 microns thick.
  • 49. The LED package of claim 30 wherein the membrane is about 60 microns thick.
  • 50. The LED package of claim 30 wherein the maximum thickness of the frame is between about 200 and 410 microns thick.
  • 51. An LED package comprising; an LED chip having an optically active layer on a substrate, a submount comprising a central recessed membrane, wherein the LED chip is mounted to the membrane in close thermal contact to the material of the submount, the thickness of the membrane being less than 100 microns and the thickness of a frame of the submount which is integrally formed with the membrane, is substantially larger than the thickness of the membrane, wherein the submount is made from silicon.
  • 52. An LED package, comprising; an LED chip having an optically active layer on a substrate, a submount comprising a central recessed membrane, wherein the LED chip is mounted to the membrane in close thermal contact to the material of the submount, the thickness of the membrane being less than 100 microns and the thickness of a frame of the submount, which is integrally formed with the membrane, is substantially larger than the thickness of the membrane, wherein the membrane comprises at least one through-hole filled with electrically conducting material electrically connected to an electrode of the LED chip.
  • 53. A light emitting device package comprising: a substrate including a platform portion surrounded by a supporting frame portion;a recess disposed in the substrate, wherein the platform portion forms a bottom portion of the recess;a light emitting device chip disposed on the platform portion of the substrate, such that the light emitting chip is in thermal contact with the platform portion, wherein the light emitting device chip has a dimension E and a thickness of the platform portion is less than 3/10 the light emitting device chip dimension E and a thickness of the supporting frame portion is more than twice the platform portion thickness; andone or more electrically isolated through-contacts disposed in the platform portion made from electrically conducting material and connected to respective electrodes of the light emitting device chip.
  • 54. The light emitting device package according to claim 53 wherein the light emitting device chip is mounted in flip chip technology and wherein the platform portion comprises a plurality of through-holes respectively filled with electrically conducting material and connected to respective electrodes of the light emitting device chip.
  • 55. The light emitting device package according to claim 53 wherein the substrate is made from silicon.
CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation-in-part application of and claims priority to U.S. application Ser. No. 11/336,094, filed on Jan. 20, 2006, the entire contents of which are hereby incorporated herein by reference.

US Referenced Citations (447)
Number Name Date Kind
4780752 Angerstein et al. Oct 1988 A
5019746 Merg May 1991 A
5035483 Waitl et al. Jul 1991 A
5040868 Waitl et al. Aug 1991 A
5119174 Chen Jun 1992 A
5177593 Abe Jan 1993 A
5187547 Niina et al. Feb 1993 A
5221641 Kurita et al. Jun 1993 A
5243200 Kawasaki et al. Sep 1993 A
5266817 Lin Nov 1993 A
5298768 Okazaki et al. Mar 1994 A
5340993 Salina et al. Aug 1994 A
5485317 Perissinotto et al. Jan 1996 A
5514627 Lowery et al. May 1996 A
5534718 Chang Jul 1996 A
5564819 Yamaguchi Oct 1996 A
5635115 Konishi et al. Jun 1997 A
5656847 Okazaki et al. Aug 1997 A
5865529 Yan Feb 1999 A
5875205 Spaeth et al. Feb 1999 A
5893723 Yamanaka Apr 1999 A
5907151 Gramann et al. May 1999 A
5914501 Antle et al. Jun 1999 A
5925898 Spath Jul 1999 A
5962971 Chen Oct 1999 A
5981945 Spaeth et al. Nov 1999 A
5981979 Brunner Nov 1999 A
5985696 Brunner et al. Nov 1999 A
5990497 Kamakura et al. Nov 1999 A
5999151 Michael Dec 1999 A
6054716 Sonobe et al. Apr 2000 A
6060729 Suzuki et al. May 2000 A
6066861 Hohn et al. May 2000 A
6084252 Isokawa et al. Jul 2000 A
6091078 Codama Jul 2000 A
6091084 Fujii Jul 2000 A
6155699 Miller et al. Dec 2000 A
6169295 Koo Jan 2001 B1
6184544 Toda et al. Feb 2001 B1
6219074 Chosa et al. Apr 2001 B1
6225139 Tsung-Wen May 2001 B1
6242760 Hamaguchi et al. Jun 2001 B1
6245259 Hohn et al. Jun 2001 B1
6274890 Oshio et al. Aug 2001 B1
6274924 Carey et al. Aug 2001 B1
6277301 Hohn et al. Aug 2001 B1
6316285 Jiang et al. Nov 2001 B1
6328456 Mize Dec 2001 B1
6333522 Inoue et al. Dec 2001 B1
6340824 Komoto et al. Jan 2002 B1
6355946 Ishinaga Mar 2002 B1
6365920 Abramov et al. Apr 2002 B1
6407411 Wojnarowski et al. Jun 2002 B1
6429460 Chen et al. Aug 2002 B1
6429464 Lin Aug 2002 B1
6459130 Arndt et al. Oct 2002 B1
6469321 Arndt Oct 2002 B2
6472765 Sano et al. Oct 2002 B1
6483160 Engelhardt et al. Nov 2002 B2
6492725 Loh et al. Dec 2002 B1
6501103 Jory et al. Dec 2002 B1
6507049 Yeager et al. Jan 2003 B1
6509584 Suzuki Jan 2003 B2
6509651 Matsubara et al. Jan 2003 B1
6518600 Shaddock Feb 2003 B1
6521916 Roberts et al. Feb 2003 B2
6525386 Mills et al. Feb 2003 B1
6531328 Chen Mar 2003 B1
6534330 Sakamoto et al. Mar 2003 B2
6552368 Tamai et al. Apr 2003 B2
6558970 Sakamoto et al. May 2003 B2
6561680 Shih May 2003 B1
6573580 Arndt Jun 2003 B2
6573653 Ishinaga Jun 2003 B1
6576930 Reeh et al. Jun 2003 B2
6578989 Osumi et al. Jun 2003 B2
6583444 Fjelstad Jun 2003 B2
6583447 Wang et al. Jun 2003 B2
6586721 Estevez-Garcia Jul 2003 B2
6592780 Hohn et al. Jul 2003 B2
6593598 Ishinaga Jul 2003 B2
6597019 Inoue et al. Jul 2003 B2
6599768 Chen Jul 2003 B1
6600175 Baretz et al. Jul 2003 B1
6600231 Tominaga Jul 2003 B2
6603148 Sano et al. Aug 2003 B1
6608329 Chen Aug 2003 B1
6608334 Ishinaga Aug 2003 B1
6610563 Waitl et al. Aug 2003 B1
6613247 Hohn et al. Sep 2003 B1
6614058 Lin et al. Sep 2003 B2
6614103 Durocher et al. Sep 2003 B1
6614172 Chiu et al. Sep 2003 B2
6617400 Yeager et al. Sep 2003 B2
6617401 Rubinsztajn Sep 2003 B2
6617787 Kato et al. Sep 2003 B2
6624491 Waitl et al. Sep 2003 B2
6632892 Rubinsztajn et al. Oct 2003 B2
6642072 Inoue et al. Nov 2003 B2
6642618 Yagi et al. Nov 2003 B2
6645783 Brunner et al. Nov 2003 B1
6653661 Okazaki Nov 2003 B2
6657235 Verdonk et al. Dec 2003 B1
6661030 Komoto et al. Dec 2003 B2
6661032 Meng et al. Dec 2003 B2
6677614 Komoto et al. Jan 2004 B1
6680490 Yasukawa et al. Jan 2004 B2
6680568 Fujiwara et al. Jan 2004 B2
6700137 Horiuchi et al. Mar 2004 B2
6707069 Song et al. Mar 2004 B2
6710377 Shimomura Mar 2004 B2
6730533 Durocher et al. May 2004 B2
6730939 Eisert et al. May 2004 B2
6733711 Durocher et al. May 2004 B2
6734465 Taskar et al. May 2004 B1
6734466 Chua May 2004 B2
6741029 Matsubara et al. May 2004 B2
6746295 Sorg Jun 2004 B2
6747293 Nitta et al. Jun 2004 B2
6756610 Sakamoto et al. Jun 2004 B2
6759733 Arndt Jul 2004 B2
6759803 Sorg Jul 2004 B2
6759804 Ellens et al. Jul 2004 B2
6774401 Nakada et al. Aug 2004 B2
6774406 Isoda Aug 2004 B2
6791116 Takahashi et al. Sep 2004 B2
6800373 Gorczyca Oct 2004 B2
6803606 Takenaka Oct 2004 B2
6803608 Chen Oct 2004 B1
6806506 Tsuji Oct 2004 B2
6806509 Yoshino et al. Oct 2004 B2
6806583 Koay et al. Oct 2004 B2
6806658 Tan et al. Oct 2004 B2
6808950 Komoto et al. Oct 2004 B2
6809162 Rubinsztajn Oct 2004 B2
6809342 Harada Oct 2004 B2
6812481 Matsumura et al. Nov 2004 B2
6812500 Reeh et al. Nov 2004 B2
6812503 Lin et al. Nov 2004 B2
6818464 Heschel Nov 2004 B2
6828590 Hsiung Dec 2004 B2
6828599 Kim Dec 2004 B2
6830496 Lin et al. Dec 2004 B2
6831305 Yasukawa et al. Dec 2004 B2
6833565 Su et al. Dec 2004 B2
6835960 Lin et al. Dec 2004 B2
6841802 Yoo Jan 2005 B2
6841933 Yamanaka et al. Jan 2005 B2
6849867 Roberts et al. Feb 2005 B2
6849876 Chen et al. Feb 2005 B1
6855958 Sato et al. Feb 2005 B2
6856087 Lin et al. Feb 2005 B2
6856717 Kilian Feb 2005 B2
6858869 Fujiwara Feb 2005 B2
6858870 Lee Feb 2005 B2
6858879 Waitl et al. Feb 2005 B2
6858880 Horiuchi et al. Feb 2005 B2
6860621 Bachl et al. Mar 2005 B2
6861677 Che Mar 2005 B2
6864567 Yu Mar 2005 B2
6869813 Okazaki Mar 2005 B2
6870311 Mueller et al. Mar 2005 B2
6874910 Sugimoto et al. Apr 2005 B2
6876008 Bhat et al. Apr 2005 B2
6876149 Miyashita Apr 2005 B2
6878783 Yeager et al. Apr 2005 B2
6881980 Ting Apr 2005 B1
6888168 Fjelstad May 2005 B2
6888169 Malone et al. May 2005 B2
6888174 Hohn et al. May 2005 B2
6897486 Loh May 2005 B2
6897490 Brunner et al. May 2005 B2
6900511 Ruhnau et al. May 2005 B2
6903380 Barnett et al. Jun 2005 B2
6903382 Ho Jun 2005 B2
6909123 Hayashimoto et al. Jun 2005 B2
6909234 Chen Jun 2005 B2
6911731 Wu Jun 2005 B2
6916889 Rubinsztajn et al. Jul 2005 B2
6917057 Stokes et al. Jul 2005 B2
6919582 Chen Jul 2005 B2
6921674 Horiuchi et al. Jul 2005 B2
6921922 Kobinata et al. Jul 2005 B2
6921926 Hsu Jul 2005 B2
6921927 Ng et al. Jul 2005 B2
6922024 Yano et al. Jul 2005 B2
6924514 Suenaga Aug 2005 B2
6930332 Hashimoto et al. Aug 2005 B2
6936855 Harrah Aug 2005 B1
6936862 Chang et al. Aug 2005 B1
6940102 Takekuma Sep 2005 B2
6943379 Suehiro et al. Sep 2005 B2
6943380 Ota et al. Sep 2005 B2
6943433 Kamada Sep 2005 B2
6946714 Waitl et al. Sep 2005 B2
6949772 Shimizu et al. Sep 2005 B2
6953255 Horiuchi et al. Oct 2005 B2
6953952 Asakawa Oct 2005 B2
6956243 Chin Oct 2005 B1
6960878 Sakano et al. Nov 2005 B2
6969204 Kilian Nov 2005 B2
6984852 Wang et al. Jan 2006 B2
6995029 Sorg et al. Feb 2006 B2
6995510 Murakami et al. Feb 2006 B2
7012277 Takenaka Mar 2006 B2
7019334 Yatsuda et al. Mar 2006 B2
7019335 Suenaga Mar 2006 B2
7023019 Maeda et al. Apr 2006 B2
7025651 Song et al. Apr 2006 B2
7026756 Shimizu et al. Apr 2006 B2
7029935 Negley et al. Apr 2006 B2
7030423 Chang et al. Apr 2006 B2
7038195 Kida et al. May 2006 B2
7042021 Isoda May 2006 B2
7045824 Malone et al. May 2006 B2
7045826 Kim et al. May 2006 B2
7045905 Nakashima May 2006 B2
7053414 Su et al. May 2006 B2
7055987 Staufert Jun 2006 B2
7056772 Shiobara et al. Jun 2006 B2
7064424 Wilson Jun 2006 B2
7066626 Omata Jun 2006 B2
7067848 Lee et al. Jun 2006 B1
7067893 Mills et al. Jun 2006 B2
7070304 Imai Jul 2006 B2
7071493 Owen et al. Jul 2006 B2
7075114 Abe et al. Jul 2006 B2
7075118 Seki Jul 2006 B2
7078253 Brunner et al. Jul 2006 B2
7078728 Ishii et al. Jul 2006 B2
7078732 Reeh et al. Jul 2006 B1
7078734 Hiramoto Jul 2006 B2
7081645 Chen et al. Jul 2006 B2
7084435 Sugimoto et al. Aug 2006 B2
7087937 Liu Aug 2006 B2
7094619 Komoto et al. Aug 2006 B2
7095053 Mazzochette et al. Aug 2006 B2
7098483 Mazzochette et al. Aug 2006 B2
7098485 Isokawa Aug 2006 B2
7102213 Sorg Sep 2006 B2
7105862 Waitl et al. Sep 2006 B2
7108386 Jacobson et al. Sep 2006 B2
7115911 Chang et al. Oct 2006 B2
7115979 Park et al. Oct 2006 B2
7119422 Chin Oct 2006 B2
7126273 Sorg Oct 2006 B2
7128444 Isokawa et al. Oct 2006 B2
7129638 Ng Oct 2006 B2
7135714 Okazaki et al. Nov 2006 B2
7138301 Waitl et al. Nov 2006 B2
7138660 Ota et al. Nov 2006 B2
7138662 Uemura Nov 2006 B2
7138664 Okazaki et al. Nov 2006 B2
7138667 Barnett et al. Nov 2006 B2
7145182 Peh Dec 2006 B2
7157746 Ota et al. Jan 2007 B2
7161190 Chikugawa Jan 2007 B2
7165896 Hauffe et al. Jan 2007 B2
7166868 Wu Jan 2007 B2
7166873 Okazaki Jan 2007 B2
7170099 Noguchi Jan 2007 B2
7170101 Tatsumi et al. Jan 2007 B2
7173311 Sato et al. Feb 2007 B2
7176473 Aki et al. Feb 2007 B2
7176501 Lee et al. Feb 2007 B2
7176502 Mazzochette et al. Feb 2007 B2
7176612 Omoto et al. Feb 2007 B2
7176623 Nitta et al. Feb 2007 B2
7180240 Noguchi et al. Feb 2007 B2
7183587 Negley et al. Feb 2007 B2
7183588 Chia et al. Feb 2007 B2
7183632 Arndt Feb 2007 B2
7183661 Bogner et al. Feb 2007 B2
7184111 Chua et al. Feb 2007 B2
7187009 Fukasawa et al. Mar 2007 B2
7187010 Tsukagoshi Mar 2007 B2
7188985 Ishida Mar 2007 B2
7190003 Isoda Mar 2007 B2
7192163 Park Mar 2007 B2
7192795 Boardman et al. Mar 2007 B2
7196358 Chen Mar 2007 B1
7196359 Baur et al. Mar 2007 B2
7199400 Sasuga Apr 2007 B2
7199454 Arndt et al. Apr 2007 B2
7199470 Bogner et al. Apr 2007 B2
7201495 Epstein Apr 2007 B2
7202507 Isokawa Apr 2007 B2
7205575 Chin et al. Apr 2007 B2
7205579 Wu Apr 2007 B2
7205648 Shei et al. Apr 2007 B2
7208738 Yoganandan et al. Apr 2007 B2
7208772 Lee et al. Apr 2007 B2
7210807 Sakamoto et al. May 2007 B2
7210834 Sazuka et al. May 2007 B2
7223620 Jager et al. May 2007 B2
7224001 Cao May 2007 B2
7227194 Ono Jun 2007 B2
7227195 Takahashi et al. Jun 2007 B2
7230259 Inoue et al. Jun 2007 B2
7233106 Lee et al. Jun 2007 B2
7235189 Hohn et al. Jun 2007 B2
7238967 Kuwabara et al. Jul 2007 B2
7242030 Wang et al. Jul 2007 B2
7244924 Kiyomoto et al. Jul 2007 B2
7244965 Andrews et al. Jul 2007 B2
7247940 Hofer et al. Jul 2007 B2
7253448 Roberts et al. Aug 2007 B2
7253449 Wu Aug 2007 B2
7256428 Braune et al. Aug 2007 B2
7259400 Taskar Aug 2007 B1
7259401 Wong et al. Aug 2007 B2
7259403 Shimizu et al. Aug 2007 B2
7260123 Sato Aug 2007 B2
7261441 Ng et al. Aug 2007 B2
7262438 Mok et al. Aug 2007 B2
7264381 Liu et al. Sep 2007 B2
7265392 Hahn et al. Sep 2007 B2
7267791 Ricking et al. Sep 2007 B2
7268010 Song Sep 2007 B2
7268014 Lee et al. Sep 2007 B2
7268370 Ueda Sep 2007 B2
7271423 Hanamoto et al. Sep 2007 B2
7276736 Hohn et al. Oct 2007 B2
7276739 Chen et al. Oct 2007 B2
7276741 Wu Oct 2007 B2
7276782 Wang et al. Oct 2007 B2
7279346 Andrews et al. Oct 2007 B2
7279716 Chen Oct 2007 B2
7279718 Krames et al. Oct 2007 B2
7279719 Suehiro et al. Oct 2007 B2
7279723 Matsumura et al. Oct 2007 B2
7282740 Chikugawa et al. Oct 2007 B2
7282747 Takeda et al. Oct 2007 B2
7282748 Takeda et al. Oct 2007 B2
7282785 Yoshida Oct 2007 B2
7285802 Ouderkirk et al. Oct 2007 B2
7285803 Kato et al. Oct 2007 B2
7288795 Komoto et al. Oct 2007 B2
7288797 Deguchi et al. Oct 2007 B2
7288798 Chang et al. Oct 2007 B2
7291866 Oshio et al. Nov 2007 B2
7293889 Kamiya et al. Nov 2007 B2
7293908 Beeson et al. Nov 2007 B2
7294861 Schardt et al. Nov 2007 B2
7296916 Ouderkirk et al. Nov 2007 B2
7300182 Mazzochette Nov 2007 B2
7300326 Tanaka et al. Nov 2007 B2
7301175 Izuno et al. Nov 2007 B2
7301176 Abe et al. Nov 2007 B2
7303315 Ouderkirk et al. Dec 2007 B2
7303932 Sakano Dec 2007 B2
7304326 Suehiro et al. Dec 2007 B2
7304418 Nagata et al. Dec 2007 B2
7307285 Noguchi Dec 2007 B2
7307286 Ito et al. Dec 2007 B2
7309151 Mok et al. Dec 2007 B2
7309881 Sato et al. Dec 2007 B2
7312477 Yatsuda et al. Dec 2007 B2
7314770 Boardman et al. Jan 2008 B2
7315046 Komoto et al. Jan 2008 B2
7315048 Fung et al. Jan 2008 B2
7317181 Murakami et al. Jan 2008 B2
7319245 Brunner et al. Jan 2008 B2
7319289 Suehiro et al. Jan 2008 B2
7326583 Andrews et al. Feb 2008 B2
7329904 Nawashiro et al. Feb 2008 B2
7329905 Ibbetson et al. Feb 2008 B2
7329907 Pang et al. Feb 2008 B2
7332747 Uemura et al. Feb 2008 B2
7332802 Konno Feb 2008 B2
7332862 Tsukamoto et al. Feb 2008 B2
7334919 Wu Feb 2008 B2
7335925 Ishidu et al. Feb 2008 B2
7335926 Wang et al. Feb 2008 B2
7338823 Han et al. Mar 2008 B2
7342255 Lin et al. Mar 2008 B2
7342257 Oomori Mar 2008 B2
7342260 Chen et al. Mar 2008 B2
7342261 Wuu et al. Mar 2008 B2
7342357 Sakano et al. Mar 2008 B2
7345322 Kikuchi Mar 2008 B2
7347603 Ikeda et al. Mar 2008 B2
7351918 Nakai Apr 2008 B2
7352011 Smits et al. Apr 2008 B2
7355284 Negley Apr 2008 B2
7358109 Gallup et al. Apr 2008 B2
7358535 Shoji et al. Apr 2008 B2
7358543 Chua et al. Apr 2008 B2
7361940 Kim et al. Apr 2008 B2
7365407 Ng et al. Apr 2008 B2
7368329 Waitl et al. May 2008 B2
7371603 Kim et al. May 2008 B2
7375381 Shimizu et al. May 2008 B2
7378647 Nishikawa et al. May 2008 B2
7381996 Hsin Chen Jun 2008 B2
7382091 Chen et al. Jun 2008 B2
7384153 Nakamura Jun 2008 B2
7385227 Mok et al. Jun 2008 B2
7385285 Wang Jun 2008 B2
7390129 Yonekubo et al. Jun 2008 B2
7391153 Suehiro et al. Jun 2008 B2
7394108 Takeda et al. Jul 2008 B2
7402842 Goodrich Jul 2008 B2
7405093 Andrews Jul 2008 B2
7407312 Lee Aug 2008 B2
7411222 Kinoshita et al. Aug 2008 B2
7411224 Kim et al. Aug 2008 B2
7411225 Kim et al. Aug 2008 B2
7414269 Grotsch et al. Aug 2008 B2
7414270 Kim et al. Aug 2008 B2
7414272 Hiramatsu et al. Aug 2008 B2
7416906 Tasaki et al. Aug 2008 B2
7417260 Wuu et al. Aug 2008 B2
7420754 Nagasaka Sep 2008 B2
7422504 Maeda et al. Sep 2008 B2
7425083 Kim et al. Sep 2008 B2
7425459 Nagai et al. Sep 2008 B2
7427523 Boardman et al. Sep 2008 B2
7427784 Liu et al. Sep 2008 B2
7429759 Isokawa Sep 2008 B2
7435997 Arndt et al. Oct 2008 B2
7436000 Kim et al. Oct 2008 B2
7442562 Onishi et al. Oct 2008 B2
7442563 Harada Oct 2008 B2
7442564 Andrews Oct 2008 B2
7445354 Aoki et al. Nov 2008 B2
7456499 Loh et al. Nov 2008 B2
7458703 Han et al. Dec 2008 B2
7482696 Shei et al. Jan 2009 B2
7838897 Higashi et al. Nov 2010 B2
20020113245 Lin Aug 2002 A1
20040120155 Suenaga Jun 2004 A1
20050121686 Keller et al. Jun 2005 A1
20050189555 Lin et al. Sep 2005 A1
20050269688 Shiv Dec 2005 A1
20050274959 Kim et al. Dec 2005 A1
20060001055 Ueno et al. Jan 2006 A1
20060027826 Goodrich Feb 2006 A1
20060163596 Kim et al. Jul 2006 A1
20060183625 Miyahara Aug 2006 A1
20060220036 Lee et al. Oct 2006 A1
20090261375 Chen et al. Oct 2009 A1
20090273002 Chiou et al. Nov 2009 A1
20090273005 Lin Nov 2009 A1
20090321778 Chen et al. Dec 2009 A1
20100001305 Lin et al. Jan 2010 A1
20100213498 Kim Aug 2010 A1
Foreign Referenced Citations (8)
Number Date Country
0 684 648 May 1995 EP
1 179 858 Feb 2002 EP
1 605 523 Dec 2005 EP
1 848 042 Oct 2007 EP
11251644 Sep 1999 JP
2001-15815 Jan 2001 JP
2006-59924 Mar 2006 JP
WO 2007121973 Nov 2007 WO
Related Publications (1)
Number Date Country
20090101897 A1 Apr 2009 US
Continuation in Parts (1)
Number Date Country
Parent 11336094 Jan 2006 US
Child 12257203 US