1. Field of the Invention
The present invention relates to high density memory devices based on phase change memory materials, including chalcogenide based materials and on other programmable resistance materials, and methods for manufacturing such devices.
2. Description of Related Art
Phase change based memory materials, like chalcogenide based materials and similar materials, can be caused to change phase between an amorphous state and a crystalline state by application of electrical current at levels suitable for implementation in integrated circuits. The generally amorphous state is characterized by higher electrical resistivity than the generally crystalline state, which can be readily sensed to indicate data. These properties have generated interest in using programmable resistance material to form nonvolatile memory circuits, which can be read and written with random access.
The change from the amorphous to the crystalline state is generally a lower current operation. The change from crystalline to amorphous, referred to as reset herein, is generally a higher current operation, which includes a short high current density pulse to melt or breakdown the crystalline structure, after which the phase change material cools quickly, quenching the molten phase change material and allowing at least a portion of the phase change material to stabilize in the amorphous state.
The magnitude of the current needed for reset can be reduced by reducing the size of the phase change material element in the cell and/or the contact area between electrodes and the phase change material, so that higher current densities are achieved with small absolute current values through the phase change material.
One approach to reducing the size of the phase change element in a memory cell is to form small phase change elements by etching a layer of phase change material. However, reducing the size of the phase change element by etching can result in damage to the phase change material due to non-uniform reactivity with the etchants which can cause the formation of voids, compositional and bonding variations, and the formation of nonvolatile by-products. This damage can result in variations in shape and uniformity of the phase change elements across an array of memory cells, resulting in electrical and mechanical performance issues for the cell.
Additionally, it is desirable to reduce the cross-sectional area or footprint of individual memory cells in an array of memory cells in order to achieve higher density memory devices. However, traditional field effect transistor access devices are horizontal structures having a horizontally oriented gate overlying a horizontally oriented channel region, resulting in the field effect transistors having a relatively large cross-sectional area which limits the density of the array. Attempts at reducing the cross-sectional area of horizontally oriented field effect transistors can result in issues in obtaining the current needed to induce phase change because of the relatively low current drive of field effect transistors. Although bipolar junction transistors and diodes can provide a larger current drive than field effect transistors, it can be difficult to control the current in the memory cell using a bipolar junction transistor or a diode adequately enough to allow for multi-bit operation.
It is therefore desirable to provide memory cells having field effect transistor access devices for use in high-density memory devices and providing the current necessary to induce phase change, as well as addressing the etching damage problems described above.
A memory device as described herein includes a plurality of bit lines and a plurality of word lines overlying the plurality of bit lines. The device includes a plurality of field effect transistors. Field effect transistors in the plurality of field effect transistors are arranged vertically, comprising a first terminal acting electrically coupled to a corresponding bit line the plurality of bit lines, a second terminal overlying the first terminal, and a channel region separating the first and second terminals. A corresponding word line acting as a gate of the field effect transistor is adjacent to, or surrounds, the channel region. A dielectric separates the corresponding word line from the channel region. The device further includes a memory plane comprising programmable resistance memory material electrically coupled to respective second terminals of the field effect transistors, and conductive material on the programmable resistance memory material and coupled to a common voltage.
In embodiments the vertical field effect transistors can be formed within a via in the corresponding word line such that the allocated cross-sectional area of memory cells in an array can be determined entirely by dimensions of the word lines and bit lines, allowing for a high memory density of the array.
Additionally, the channel region and the first and second terminals are arranged vertically so that the field effect transistor can have a small cross-sectional area while also providing sufficient current to induce phase change. The length of the channel of the device is determined by the height of the channel region and can made small, while the width of the channel of the device is dependent upon the circumference of the channel region and can be made relatively large compared to the length. Thus, a relatively large width-to-length ratio can be achieved such that higher reset current can be obtained.
Additionally, in embodiments the programmable resistance memory material can be a blanket layer of programmable resistance memory material contacting the plurality of electrodes of memory cells of the array such that the array is not subject to the etching damage problems discussed above.
Other aspects and advantages of the present invention can be seen on review of the drawings, the detailed description, and the claims which follow.
The following description of the disclosure will typically be with reference to specific structural embodiments and methods. It is to be understood that there is no intention to limit the disclosure to the specifically disclosed embodiments and methods, but that the disclosure may be practiced using other features, elements, methods and embodiments. Preferred embodiments are described to illustrate the present disclosure, not to limit its scope, which is defined by the claims. Those of ordinary skill in the art will recognize a variety of equivalent variations on the description that follows. Like elements in various embodiments are commonly referred to with like reference numerals.
As shown in the schematic diagram of
The array 100 comprises a plurality of bit lines 120 including bit lines 120a, 120b, 120c, 120d extending in parallel in a first direction and in electrical communication with bit line decoder 160. The field effect transistors of the array 100 have first terminals acting as a source or drain coupled to a corresponding bit line 120.
A plurality of word lines 130 including word lines 130a, 130b, 130c, 130d extend in parallel in a second direction and are in electrical communication with word line decoder/driver 150. As described in more detail below with respect to
The memory elements of the memory cells of array 100 comprise respective portions of the programmable resistance memory material of a memory plane (described in more detail below with respect to
The memory plane includes conductive material 140 (described in more detail below with respect to
Memory cell 110 is representative of memory cells of array 100 and comprises field effect transistor 115 and phase change memory element 125 arranged electrically in series between the memory plane and the corresponding bit lines 120. The word line 130b acts as the gate terminal of the transistor 115, and the first terminal (acting as the source or drain of the transistor 115) is coupled to bit line 120b. The memory element 125, comprising programmable resistance memory material of the memory plane overlying the word lines 130 and bit lines 120, is electrically coupled between the second terminal of the transistor 125 and the conductive material 140 of the memory plane.
Reading or writing to memory cell 110 of array 100 can be achieved by applying an appropriate voltage to the corresponding word line 130b and an appropriate voltage or current the corresponding bit line 120b to induce a current through the memory element 125. The level and duration of the voltages/currents applied is dependent upon the operation performed, e.g. a reading operation or a writing operation.
In a reset (erase) operation of the memory cell 110, a reset pulse applied to the word line 130b and the bit line 120b induces a current through the memory element 125 to cause a transition of an active region of the memory element 125 into an amorphous phase, thereby setting the phase change material to a resistance within a resistance value range associated with the reset state. The reset pulse is a relatively high energy pulse, sufficient to raise the temperature of at least the active region of the memory element 125 above the transition (crystallization) temperature of the phase change material and also above the melting temperature to place at least the active region in a liquid state. The reset pulse is then quickly terminated, resulting in a relatively quick quenching time as the active region quickly cools to below the transition temperature so that the active region stabilizes to a generally amorphous phase.
In a set (or program) operation of memory cell 110, a program pulse is applied to the word line 130b and the bit line 120b of suitable amplitude and duration to induce a current through the memory element 125 sufficient to raise the temperature of at least a portion of the active region of the memory element 125 above the transition temperature and cause a transition of at least a portion of the active region from the amorphous phase into a crystalline phase, this transition lowering the resistance of the memory element 125 and setting the memory cell 110 to the desired state.
In a read (or sense) operation of the data value stored in the memory cell 110, a read pulse applied to the corresponding word line 130b and the corresponding bit line 120b of suitable amplitude and duration to induce current to flow through the memory element 125 that does not result in the memory element 125 undergoing a change in resistive state. The current through the memory cell 110 is dependent upon the resistance of the memory element 125 and thus the data value stored in the memory cell 110. The data valued stored in the memory cell 110 may be determined, for example, by comparison of the current on bit line 120b with a suitable reference current by sense amplifiers of block 165. Alternatively, the data value stored in the memory cell 110 may be determined, for example, using source side sensing by comparison of the current on the conductive material 140 of the memory plane with a suitable reference current.
The array 100 includes a single-crystalline substrate 200 comprising a well 205 having a first conductivity type and bit lines 120 within the well 205. The bit lines 120 extend in a first direction into out of the cross-section illustrated in
The field effect transistor 115 of the memory cell 110 includes a first terminal 122 comprising doped semiconductor material on the corresponding bit line 120b, a channel region 123 comprising doped semiconductor material on the first terminal 122, and a second terminal 124 comprising doped semiconductor material on the channel region 123.
A conductive cap 127 comprising silicide is on the second terminal 124. The conductive cap 127 may comprise, for example, a silicide containing Ti, W, Co, Ni, or Ta. The conductive cap 127 provides a low resistance contact between the doped semiconductor material 126 and an electrode 250.
In the illustrated embodiment the first and second terminals 122, 124 comprise highly doped N-type material, and the channel region 123 comprises doped P-type material.
The first and second terminals 122, 124, the channel region 123, and the conductive cap 127 form a stack which is surrounded by a dielectric 230, the dielectric 230 separating the channel region 123 from the corresponding word line 130b.
The word lines 130, include word line 130b acting as the gate of the field effect transistor 115 of the memory cell 110, extend into and out of the cross section illustrated in
The electrode 250 is on the conductive cap 127 and extends through dielectric 270 to a memory element 125 comprising a portion of the programmable resistance memory material 290 of memory plane 295. The programmable resistance memory material may comprise, for example, one or more elements from the group of Ge, Sb, Te, Se, In, Ti, Ga, Bi, Sn, Cu, Pd, Pb, Ag, S, Si, O, P, As, N and Au.
The electrode 250 may comprise, for example, TiN or TaN. TiN may be preferred in embodiments in which memory material 290 comprises GST (discussed in more detail below) because it makes good contact with GST, it is a common material used in semiconductor manufacturing, and it provides a good diffusion barrier at the higher temperatures at which GST transitions, typically in the 600-700° C. range. Alternatively, the electrode 250 may comprise, for example, one or more elements from the group of Ti, W, Mo, Al, Ta, Cu, Pt, Ir, La, Ni, N, O, and Ru.
The conductive material 140 of the memory plane 295 is on the programmable resistance memory material 290 and is coupled to a common voltage. In embodiments the conductive material 140 may comprise one or more conductive layers each comprising, for example, one or more elements from the group of Ti, W, Mo, Al, Ta, Cu, Pt, Ir, La, Ni, N, O, and Ru. Advantages of having at least two conductive layers for the conductive material 140 include choosing the material of a first conductive layer for compatibility with the memory material 290 of the memory plane 295, while material of a second conductive layer on the first conductive layer can be chosen for other advantages such as higher electrical conductivity than the first conductive layer.
In operation, the common voltage coupled to the conductive material 140 and voltages supplied to the word line 130b and the bit line 120b can induce current to flow from the bit line 120b to the conductive material 140, or vice versa, via the first terminal 122, channel region 123, second terminal 124, conductive cap 127, electrode 250, and memory material 290.
The active region 128 is the region of the memory element 125 in which the memory material is induced to change between at least two solid phases. As can be appreciated, the active region 128 can be made extremely small in the illustrated structure, thus reducing the magnitude of current needed to induce a phase change. The thickness 292 of the memory material 290 can be established using thin film deposition techniques. In some embodiments the thickness 292 is less than 100 nm, for example being between 10 and 100 nm. Furthermore, the electrode 250 has a width 252 less than that of the conductive cap 127, and preferably less than a minimum feature size for a process, typically a lithographic process, used to form the word lines 130 of the array 100. Thus, the electrode 250 has a top surface contacting the memory material 290 of the memory plane 295, the top surface of the electrode 250 having a surface area less than the top surface of the conductive cap 127. The small top surface of the electrode 250 concentrates current density in the portion of the memory plane 290 adjacent the electrode 250, thereby reducing the magnitude of the current needed to induce a phase change in the active region 128. Additionally, the dielectric 270 may provide some thermal isolation to the active region 128, which also helps to reduce the amount of current necessary to induce a phase change.
As can be seen in
In the cross-sectional views of
The channel regions 123 have a top view cross-sectional channel area which in the illustrated embodiment is defined by a first dimension 224 along a first direction along the word lines 130 as shown in
In yet other embodiments the conductive material 140 may be patterned, for example into strips or a grid structure, while maintaining a blanket layer of memory material for the memory plane 290.
As can be seen in
Additionally, since the channel region 123 and the first and second terminals 122, 126 are arranged vertically the field effect transistor can have a small cross-sectional area while also providing sufficient current to induce phase change. The length of the channel of the device is determined by the height of the channel region 123 and can made small, while the width of the channel of the device is dependent upon the circumference of the channel region 123 and can be made relatively large compared to the length. Thus, a relatively large width-to-length ratio can be achieved such that higher reset current can be obtained.
Embodiments of the programmable resistance material 290 of the memory plane include phase change based memory materials, including chalcogenide based materials and other materials. Chalcogens include any of the four elements oxygen (O), sulfur (S), selenium (Se), and tellurium (Te), forming part of group VIA of the periodic table. Chalcogenides comprise compounds of a chalcogen with a more electropositive element or radical. Chalcogenide alloys comprise combinations of chalcogenides with other materials such as transition metals. A chalcogenide alloy usually contains one or more elements from group IVA of the periodic table of elements, such as germanium (Ge) and tin (Sn). Often, chalcogenide alloys include combinations including one or more of antimony (Sb), gallium (Ga), indium (In), and silver (Ag). Many phase change based memory materials have been described in technical literature, including alloys of: Ga/Sb, In/Sb, In/Se, Sb/Te, Ge/Te, Ge/Sb/Te, In/Sb/Te, Ga/Se/Te, Sn/Sb/Te, In/Sb/Ge, Ag/In/Sb/Te, Ge/Sn/Sb/Te, Ge/Sb/Se/Te and Te/Ge/Sb/S. In the family of Ge/Sb/Te alloys, a wide range of alloy compositions may be workable. The compositions can be characterized as TeaGebSb100−(a-b). One researcher has described the most useful alloys as having an average concentration of Te in the deposited materials well below 70%, typically below about 60% and ranged in general from as low as about 23% up to about 58% Te and most preferably about 48% to 58% Te. Concentrations of Ge were above about 5% and ranged from a low of about 8% to about 30% average in the material, remaining generally below 50%. Most preferably, concentrations of Ge ranged from about 8% to about 40%. The remainder of the principal constituent elements in this composition was Sb. These percentages are atomic percentages that total 100% of the atoms of the constituent elements. (Ovshinsky U.S. Pat. No. 5,687,112, cols. 10-11.) Particular alloys evaluated by another researcher include Ge2Sb2Te5, GeSb2Te4 and GeSb4Te7 (Noboru Yamada, “Potential of Ge—Sb—Te Phase-Change Optical Disks for High-Data-Rate Recording”, SPIE v. 3109, pp. 28-37 (1997).) More generally, a transition metal such as chromium (Cr), iron (Fe), nickel (Ni), niobium (Nb), palladium (Pd), platinum (Pt) and mixtures or alloys thereof may be combined with Ge/Sb/Te to form a phase change alloy that has programmable resistance properties. Specific examples of memory materials that may be useful are given in Ovshinsky '112 at columns 11-13, which examples are hereby incorporated by reference.
Chalcogenides and other phase change materials are doped with impurities in some embodiments to modify conductivity, transition temperature, melting temperature, and other properties of memory elements using the doped chalcogenides. Representative impurities used for doping chalcogenides include nitrogen, silicon, oxygen, silicon dioxide, silicon nitride, copper, silver, gold, aluminum, aluminum oxide, tantalum, tantalum oxide, tantalum nitride, titanium and titanium oxide. See, e.g., U.S. Pat. No. 6,800,504, and U.S. Patent Application Publication No. U.S. 2005/0029502.
Phase change alloys are capable of being switched between a first structural state in which the material is in a generally amorphous solid phase, and a second structural state in which the material is in a generally crystalline solid phase in its local order in the active channel region of the cell. These alloys are at least bistable. The term amorphous is used to refer to a relatively less ordered structure, more disordered than a single crystal, which has the detectable characteristics such as higher electrical resistivity than the crystalline phase. The term crystalline is used to refer to a relatively more ordered structure, more ordered than in an amorphous structure, which has detectable characteristics such as lower electrical resistivity than the amorphous phase. Typically, phase change materials may be electrically switched between different detectable states of local order across the spectrum between completely amorphous and completely crystalline states. Other material characteristics affected by the change between amorphous and crystalline phases include atomic order, free electron density and activation energy. The material may be switched either into different solid phases or into mixtures of two or more solid phases, providing a gray scale between completely amorphous and completely crystalline states. The electrical properties in the material may vary accordingly.
Phase change alloys can be changed from one phase state to another by application of electrical pulses. It has been observed that a shorter, higher amplitude pulse tends to change the phase change material to a generally amorphous state. A longer, lower amplitude pulse tends to change the phase change material to a generally crystalline state. The energy in a shorter, higher amplitude pulse is high enough to allow for bonds of the crystalline structure to be broken and short enough to prevent the atoms from realigning into a crystalline state. Appropriate profiles for pulses can be determined, without undue experimentation, specifically adapted to a particular phase change alloy. In following sections of the disclosure, the phase change material is referred to as GST, and it will be understood that other types of phase change materials can be used. A material useful for implementation of a PCRAM described herein is Ge2Sb2Te5.
Other programmable resistance memory materials may be used in other embodiments of the invention, including other materials that use different crystal phase changes to determine resistance, or other memory materials that use an electrical pulse to change the resistance state. Examples include materials for use in resistance random access memory (RRAM) such as metal-oxides including tungsten-oxide (WOx), NiO, Nb2O5, CuO2, Ta2O5, Al2O3, CoO, Fe2O3, HfO2, TiO2, SrTiO3, SrZrO3, (BaSr)TiO3. Additional examples include materials for use in magnetoresistance random access memory (MRAM) such as spin-torque-transfer (STT) MRAM, for example at least one of CoFeB, Fe, Co, Ni, Gd, Dy, CoFe, NiFe, MnAs, MnBi, MnSb, CrO2, MnOFe2O3, FeOFe2O5, NiOFe2O3, MgOFe2, EuO, and Y3Fe5O12. See, for example, US Publication No 2007/0176251 entitled “Magnetic Memory Device and Method of Fabricating the Same”, which is incorporated by reference herein. Additional examples include solid electrolyte materials used for programmable-metallization-cell (PMC) memory, or nano-ionic memory, such as silver-doped germanium sulfide electrolytes and copper-doped germanium sulfide electrolytes. See, for example, N. E. Gilbert et al., “A macro model of programmable metallization cell devices,” Solid-State Electronics 49 (2005) 1813-1819, which is incorporated by reference herein.
An exemplary method for forming chalcogenide material uses PVD-sputtering or magnetron-sputtering method with source gas(es) of Ar, N2, and/or He, etc. at the pressure of 1 mTorr˜100 mTorr. The deposition is usually done at room temperature. A collimator with an aspect ratio of 1˜5 can be used to improve the fill-in performance. To improve the fill-in performance, a DC bias of several tens of volts to several hundreds of volts is also used. On the other hand, the combination of DC bias and the collimater can be used simultaneously.
An exemplary method for forming chalcogenide material uses chemical vapor deposition CVD such as that disclosed in US Publication No 2006/0172067 entitled “Chemical Vapor Deposition of Chalcogenide Materials”, which is incorporated by reference herein.
A post-deposition annealing treatment in a vacuum or in an N2 ambient is optionally performed to improve the crystallize state of chalcogenide material. The annealing temperature typically ranges from 100° C. to 400° C. with an anneal time of less than 30 minutes.
Next, the bit lines 120 are formed within the well 205, resulting in the structure illustrated in the cross-sectional and top views of
Next, dielectric material 260 is formed on the structure illustrated in
Next, dielectric 262 is formed on the structure illustrated in
Next, a layer 700 of dielectric material is formed on the structure illustrated in
Next, the layer 700 and silicon 710 are anisotropically etched to form dielectric spacers 230 comprising material of layer 700 within the vias 600, and the remaining material of the second layer 710 is then selectively removed, resulting in structure illustrated in the cross-sectional and top views of
Next, an epitaxial process is performed on the structure illustrated in
Next, a dielectric layer 270 is formed on the structure illustrated in
The openings 1000 having a sublithographic widths 1010 can be formed, for example, by forming an isolation layer on the dielectric 270 and forming a sacrificial layer on the isolation layer. Next, a mask having openings close to or equal to the minimum feature size of the process used to create the mask is formed on the sacrificial layer, the openings overlying the locations of the openings 1000. The isolation layer and the sacrificial layer are then selectively etched using the mask, thereby forming vias in the isolation and sacrificial layers and exposing a top surface of the dielectric 270. After removal of the mask, a selective undercutting etch is performed on the vias such that the isolation layer is etched while leaving the sacrificial layer and the dielectric 270 intact. A fill material is then formed in the vias, which due to the selective undercutting etch process results in a self-aligned void in the fill material being formed within each via. Next, an anisotropic etching process is performed on the fill material to open the voids, and etching continues until the dielectric 270 is exposed in the region below the vias, thereby forming a sidewall spacer comprising fill material within each via. The sidewall spacers have an opening dimension substantially determined by the dimensions of the voids, and thus can be less than the minimum feature size of a lithographic process. Next, the dielectric 270 is etched using the sidewall spacers as an etch mask, thereby forming openings 1000 having a widths 1010 less than the minimum lithographic feature size. The isolation layer and the sacrificial layer can be removed by a planarization process such as CMP, resulting in a structure as illustrated in
Next, electrodes 250 are formed within the openings 1000 in the dielectric layer 270 to contact the conductive caps 127 of
Next, memory material 290 can be formed on the structure illustrated in
In an alternative embodiment, the step of forming the electrodes within the openings 1000 in the dielectric layer 270 of
Referring to
Next, the layers 1200, 1210, 1220, 1250 are patterned to form stacks 1300 of doped regions 122, 123, 126 on the bit lines 120, resulting in the structure illustrated in the cross-sectional view of
Next, a layer of dielectric is formed on the stacks 1300 and the dielectric is anisotropically etched to form dielectric spacers 1400 on the sidewalls and surrounding the stacks 1300, resulting in the structure illustrated in the cross-sectional view of
Next, a conductive layer 1500 comprising silicide is formed on the regions of the bit lines 120 between the dielectric spacers 1400, resulting in the structure illustrated in the cross-sectional and top views of
Next, dielectric 1600 is formed on the structure illustrated in
Next, word line material 1700 comprising polysilicon is deposited on the structure illustrated in
Next, the word line material 1400 is patterned and a silicide process is performed to form conductive caps 127 on the doped regions and a conductive layer on the polysilicon of the word lines 130, resulting in the structure illustrated in the cross-sectional and top views of
In
The periphery region 1910 includes logic device 1986 having a gate structure 1987 on a gate dielectric layer 1993. The gate dielectric layer 1993 is on the top surface 201 of the substrate 200. The gate structure 1987 comprises a layer of doped polysilicon on the gate dielectric layer 1993, and a layer of silicide on the doped polysilicon.
The logic device 1986 includes doped regions 1988, 1989 within the substrate 200 acting as the source and drain regions. A dielectric 1996 comprising one or more layers of dielectric material is on the logic device 1986.
Contact 1965 is coupled to doped region 1989 and extends to the top surface of dielectric 1996 to line 1960. Contact 1995 is coupled to the doped region 1988 and extends to the top surface of dielectric 1996 to line 1997. The line 1997 extends into memory region 1900 and is coupled to the conductive material 140 of the memory plane 295 by contact 1950 extending through dielectric 1996.
As can be seen in
In
Next, gate dielectric layer 1993 is formed on the top surface 201 of the periphery region 1910 of the substrate 200 of
Next, the bit lines 120 are formed within the well 205 and doped regions 1988, 1989 acting as the source and drain are formed within the periphery region 1910, resulting in the structure illustrated in the cross-sectional view of
Next, dielectric 2300 is formed on the structure illustrated in
Next, a selective epitaxial process is performed within the openings 2310 to form doped regions (first terminals) 122 on the bit lines 120, resulting in the structure illustrated in the cross-sectional view of
Next, another selective epitaxial process is performed within the openings and a planarizing process such as CMP is performed to form doped pillars 2500, resulting in the structure illustrated in the cross-sectional view of
Next, an implantation process is performed to implant dopants within an upper portion of the pillars 2500 to form doped regions (second terminals) 124 having the same conductivity type as the doped regions 122, resulting in the structure illustrated in the cross-sectional view of
Alternatively, the doped regions 122, 124 and channel regions 123 may be formed using a single selective epitaxial process, rather the two selective epitaxial processes used in the illustrated embodiment of
Referring back to the structure illustrated in
Word line material, for example polysilicon, is then deposited on the structure illustrated in
Next, dielectric material 270, electrodes 250, and memory plane 295 are formed, for example, as discussed above with reference to
Since the logic devices in the periphery region and the memory cells having vertical channel access transistors in the memory region are manufactured concurrently in the manufacturing steps described, the memory device has a reduced complexity and addresses design integration issues of periphery and memory regions.
A controller 2934 implemented in this example, using a bias arrangement state machine, controls the application of bias arrangement supply voltages and current sources 2936, such as read, program, erase, erase verify and program verify voltages and/or currents. Controller 2934 may be implemented using special-purpose logic circuitry as known in the art. In alternative embodiments, controller 2934 comprises a general-purpose processor, which may be implemented on the same integrated circuit to execute a computer program to control the operations of the device. In yet other embodiments, a combination of special-purpose logic circuitry and a general-purpose processor may be utilized for implementation of controller 2934.
While the present invention is disclosed by reference to the preferred embodiments and examples detailed above, it is to be understood that these examples are intended in an illustrative rather than in a limiting sense. It is contemplated that modifications and combinations will readily occur to those skilled in the art, which modifications and combinations will be within the spirit of the invention and the scope of the following claims.
Number | Name | Date | Kind |
---|---|---|---|
3271591 | Ovshinsky | Sep 1966 | A |
3530441 | Ovshinsky | Sep 1970 | A |
4452592 | Tsai | Jun 1984 | A |
4599705 | Holmberg et al. | Jul 1986 | A |
4719594 | Young et al. | Jan 1988 | A |
4769339 | Ishii et al. | Sep 1988 | A |
4876220 | Mohsen et al. | Oct 1989 | A |
4959812 | Momodomi et al. | Sep 1990 | A |
5106775 | Kaga et al. | Apr 1992 | A |
5166096 | Cote et al. | Nov 1992 | A |
5166758 | Ovshinsky et al. | Nov 1992 | A |
5177567 | Klersy et al. | Jan 1993 | A |
5332923 | Takeuchi | Jul 1994 | A |
5391901 | Tanabe | Feb 1995 | A |
5515488 | Hoppe et al. | May 1996 | A |
5534712 | Ovshinsky et al. | Jul 1996 | A |
5550396 | Tsutsumi et al. | Aug 1996 | A |
5687112 | Ovshinsky | Nov 1997 | A |
5688713 | Linliu et al. | Nov 1997 | A |
5716883 | Tseng et al. | Feb 1998 | A |
5754472 | Sim et al. | May 1998 | A |
5789277 | Zahorik et al. | Aug 1998 | A |
5789758 | Reinberg | Aug 1998 | A |
5814527 | Wolstenholme et al. | Sep 1998 | A |
5831276 | Gonzalez et al. | Nov 1998 | A |
5837564 | Sandhu et al. | Nov 1998 | A |
5869843 | Harshfield | Feb 1999 | A |
5879955 | Gonzalez et al. | Mar 1999 | A |
5902704 | Schoenborn et al. | May 1999 | A |
5920788 | Reinberg | Jul 1999 | A |
5933365 | Klersy et al. | Aug 1999 | A |
5952671 | Reinberg et al. | Sep 1999 | A |
5958358 | Tenne et al. | Sep 1999 | A |
5970336 | Wolstenholme et al. | Oct 1999 | A |
5985698 | Gonzalez et al. | Nov 1999 | A |
5998244 | Wolstenholme et al. | Dec 1999 | A |
6011725 | Eitan | Jan 2000 | A |
6025220 | Sandhu | Feb 2000 | A |
6031287 | Harshfield | Feb 2000 | A |
6034882 | Johnson et al. | Mar 2000 | A |
6046951 | El Hajji et al. | Apr 2000 | A |
6066870 | Siek | May 2000 | A |
6075719 | Lowrey et al. | Jun 2000 | A |
6077674 | Schleifer et al. | Jun 2000 | A |
6077729 | Harshfield | Jun 2000 | A |
6087269 | Williams | Jul 2000 | A |
6087674 | Ovshinsky et al. | Jul 2000 | A |
6104038 | Gonzalez et al. | Aug 2000 | A |
6111264 | Wolstenholme et al. | Aug 2000 | A |
6114713 | Zahorik | Sep 2000 | A |
6117720 | Harshfield | Sep 2000 | A |
6147395 | Gilgen | Nov 2000 | A |
6150253 | Doan et al. | Nov 2000 | A |
6153890 | Wolstenholme et al. | Nov 2000 | A |
6177317 | Huang et al. | Jan 2001 | B1 |
6185122 | Johnson et al. | Feb 2001 | B1 |
6189582 | Reinberg et al. | Feb 2001 | B1 |
6236059 | Wolstenholme et al. | May 2001 | B1 |
RE37259 | Ovshinsky | Jul 2001 | E |
6271090 | Huang et al. | Aug 2001 | B1 |
6280684 | Yamada et al. | Aug 2001 | B1 |
6287887 | Gilgen | Sep 2001 | B1 |
6291137 | Lyons et al. | Sep 2001 | B1 |
6314014 | Lowrey et al. | Nov 2001 | B1 |
6316348 | Fu et al. | Nov 2001 | B1 |
6320786 | Chang et al. | Nov 2001 | B1 |
6326307 | Lindley et al. | Dec 2001 | B1 |
6337266 | Zahorik | Jan 2002 | B1 |
6339544 | Chiang et al. | Jan 2002 | B1 |
6351406 | Johnson et al. | Feb 2002 | B1 |
6372651 | Yang et al. | Apr 2002 | B1 |
6380068 | Jeng et al. | Apr 2002 | B2 |
6420215 | Knall et al. | Jul 2002 | B1 |
6420216 | Clevenger et al. | Jul 2002 | B1 |
6420725 | Harshfield | Jul 2002 | B1 |
6423621 | Doan et al. | Jul 2002 | B2 |
6429064 | Wicker | Aug 2002 | B1 |
6440837 | Harshfield | Aug 2002 | B1 |
6462353 | Gilgen | Oct 2002 | B1 |
6483736 | Johnson et al. | Nov 2002 | B2 |
6487106 | Kozicki | Nov 2002 | B1 |
6487114 | Jong et al. | Nov 2002 | B2 |
6501111 | Lowrey | Dec 2002 | B1 |
6511867 | Lowrey et al. | Jan 2003 | B2 |
6512241 | Lai | Jan 2003 | B1 |
6512263 | Yuan et al. | Jan 2003 | B1 |
6514788 | Quinn | Feb 2003 | B2 |
6514820 | Ahn et al. | Feb 2003 | B2 |
6534781 | Dennison | Mar 2003 | B2 |
6545903 | Wu | Apr 2003 | B1 |
6551866 | Maeda | Apr 2003 | B1 |
6555860 | Lowrey et al. | Apr 2003 | B2 |
6563156 | Harshfield | May 2003 | B2 |
6566700 | Xu | May 2003 | B2 |
6567293 | Lowrey et al. | May 2003 | B1 |
6576546 | Gilbert et al. | Jun 2003 | B2 |
6579760 | Lung | Jun 2003 | B1 |
6586761 | Lowrey | Jul 2003 | B2 |
6589714 | Maimon et al. | Jul 2003 | B2 |
6593176 | Dennison | Jul 2003 | B2 |
6596589 | Tseng et al. | Jul 2003 | B2 |
6597009 | Wicker | Jul 2003 | B2 |
6605527 | Dennison et al. | Aug 2003 | B2 |
6605821 | Lee et al. | Aug 2003 | B1 |
6607974 | Harshfield | Aug 2003 | B2 |
6613604 | Maimon et al. | Sep 2003 | B2 |
6617192 | Lowrey et al. | Sep 2003 | B1 |
6621095 | Chiang et al. | Sep 2003 | B2 |
6627530 | Li et al. | Sep 2003 | B2 |
6639849 | Takahashi et al. | Oct 2003 | B2 |
6673700 | Dennison et al. | Jan 2004 | B2 |
6674115 | Hudgens et al. | Jan 2004 | B2 |
6677678 | Biolsi et al. | Jan 2004 | B2 |
6744088 | Dennison | Jun 2004 | B1 |
6750079 | Lowrey et al. | Jun 2004 | B2 |
6750101 | Lung et al. | Jun 2004 | B2 |
6791102 | Johnson et al. | Sep 2004 | B2 |
6797979 | Chiang et al. | Sep 2004 | B2 |
6800504 | Li et al. | Oct 2004 | B2 |
6800563 | Xu | Oct 2004 | B2 |
6815704 | Chen | Nov 2004 | B1 |
6838692 | Lung et al. | Jan 2005 | B1 |
6850432 | Lu et al. | Feb 2005 | B2 |
6859389 | Idehara | Feb 2005 | B2 |
6861267 | Xu et al. | Mar 2005 | B2 |
6864500 | Gilton | Mar 2005 | B2 |
6864503 | Lung | Mar 2005 | B2 |
6867638 | Saiki et al. | Mar 2005 | B2 |
6881603 | Lai | Apr 2005 | B2 |
6888750 | Walker et al. | May 2005 | B2 |
6894304 | Moore | May 2005 | B2 |
6894305 | Yi et al. | May 2005 | B2 |
6900517 | Tanaka et al. | May 2005 | B2 |
6903362 | Wyeth et al. | Jun 2005 | B2 |
6909107 | Rodgers et al. | Jun 2005 | B2 |
6910907 | Layadi et al. | Jun 2005 | B2 |
6927410 | Chen | Aug 2005 | B2 |
6928022 | Cho et al. | Aug 2005 | B2 |
6933516 | Xu | Aug 2005 | B2 |
6936544 | Huang et al. | Aug 2005 | B2 |
6936840 | Sun et al. | Aug 2005 | B2 |
6937507 | Chen | Aug 2005 | B2 |
6943365 | Lowrey et al. | Sep 2005 | B2 |
6969866 | Lowrey et al. | Nov 2005 | B1 |
6972428 | Maimon | Dec 2005 | B2 |
6972430 | Casagrande et al. | Dec 2005 | B2 |
6977181 | Raberg et al. | Dec 2005 | B1 |
6992932 | Cohen | Jan 2006 | B2 |
7023008 | Happ | Apr 2006 | B1 |
7023009 | Kostylev et al. | Apr 2006 | B2 |
7033856 | Lung et al. | Apr 2006 | B2 |
7038230 | Chen et al. | May 2006 | B2 |
7038938 | Kang et al. | May 2006 | B2 |
7042001 | Kim et al. | May 2006 | B2 |
7052941 | Lee | May 2006 | B2 |
7054183 | Rinerson et al. | May 2006 | B2 |
7067837 | Hwang et al. | Jun 2006 | B2 |
7067864 | Nishida et al. | Jun 2006 | B2 |
7067865 | Lung et al. | Jun 2006 | B2 |
7078273 | Matsuoka et al. | Jul 2006 | B2 |
7099180 | Dodge et al. | Aug 2006 | B1 |
7115927 | Hideki et al. | Oct 2006 | B2 |
7122281 | Pierrat | Oct 2006 | B2 |
7122824 | Khouri et al. | Oct 2006 | B2 |
7126149 | Iwasaki et al. | Oct 2006 | B2 |
7126847 | Ha et al. | Oct 2006 | B2 |
7132675 | Gilton | Nov 2006 | B2 |
7151273 | Campbell et al. | Dec 2006 | B2 |
7154774 | Bedeschi et al. | Dec 2006 | B2 |
7158411 | Yeh et al. | Jan 2007 | B2 |
7164147 | Lee et al. | Jan 2007 | B2 |
7166533 | Happ | Jan 2007 | B2 |
7169635 | Kozicki | Jan 2007 | B2 |
7202493 | Lung et al. | Apr 2007 | B2 |
7208751 | Ooishi et al. | Apr 2007 | B2 |
7214958 | Happ | May 2007 | B2 |
7215564 | Happ et al. | May 2007 | B2 |
7220983 | Lung | May 2007 | B2 |
7229883 | Wang et al. | Jun 2007 | B2 |
7238959 | Chen | Jul 2007 | B2 |
7238994 | Chen et al. | Jul 2007 | B2 |
7248494 | Oh et al. | Jul 2007 | B2 |
7251157 | Osada et al. | Jul 2007 | B2 |
7253429 | Klersy et al. | Aug 2007 | B2 |
7254059 | Li et al. | Aug 2007 | B2 |
7269052 | Segal et al. | Sep 2007 | B2 |
7277317 | Le Phan et al. | Oct 2007 | B2 |
7291556 | Choi et al. | Nov 2007 | B2 |
7309630 | Fan et al. | Dec 2007 | B2 |
7314776 | Johnson et al. | Jan 2008 | B2 |
7317201 | Gutsche et al. | Jan 2008 | B2 |
7321130 | Lung et al. | Jan 2008 | B2 |
7323708 | Lee et al. | Jan 2008 | B2 |
7323734 | Ha et al. | Jan 2008 | B2 |
7332370 | Chang et al. | Feb 2008 | B2 |
7336526 | Osada et al. | Feb 2008 | B2 |
7351648 | Furukawa et al. | Apr 2008 | B2 |
7359231 | Venkataraman et al. | Apr 2008 | B2 |
7364935 | Lung et al. | Apr 2008 | B2 |
7365385 | Abbott | Apr 2008 | B2 |
7379328 | Osada et al. | May 2008 | B2 |
7385235 | Lung et al. | Jun 2008 | B2 |
7388273 | Burr et al. | Jun 2008 | B2 |
7394088 | Lung | Jul 2008 | B2 |
7397060 | Lung | Jul 2008 | B2 |
7400522 | Toda et al. | Jul 2008 | B2 |
7423300 | Lung et al. | Sep 2008 | B2 |
7426134 | Happ et al. | Sep 2008 | B2 |
7440308 | Jeong et al. | Oct 2008 | B2 |
7449710 | Lung | Nov 2008 | B2 |
7473576 | Lung | Jan 2009 | B2 |
7479649 | Lung | Jan 2009 | B2 |
7485891 | Hamann et al. | Feb 2009 | B2 |
7502252 | Fuji et al. | Mar 2009 | B2 |
7507986 | Lung | Mar 2009 | B2 |
7514334 | Chen et al. | Apr 2009 | B2 |
7514705 | Breitwisch et al. | Apr 2009 | B2 |
7515461 | Happ et al. | Apr 2009 | B2 |
7569844 | Lung | Aug 2009 | B2 |
20020017701 | Klersy et al. | Feb 2002 | A1 |
20020028541 | Lee et al. | Mar 2002 | A1 |
20020070457 | Sun et al. | Jun 2002 | A1 |
20020113273 | Hwang et al. | Aug 2002 | A1 |
20030072195 | Mikolajick | Apr 2003 | A1 |
20030095426 | Hush et al. | May 2003 | A1 |
20030116794 | Lowrey | Jun 2003 | A1 |
20030186481 | Lung | Oct 2003 | A1 |
20040026686 | Lung | Feb 2004 | A1 |
20040041189 | Voshell et al. | Mar 2004 | A1 |
20040051094 | Ooishi | Mar 2004 | A1 |
20040113137 | Lowrey | Jun 2004 | A1 |
20040165422 | Hideki et al. | Aug 2004 | A1 |
20040248339 | Lung | Dec 2004 | A1 |
20040256610 | Lung | Dec 2004 | A1 |
20050018526 | Lee | Jan 2005 | A1 |
20050029502 | Hudgens | Feb 2005 | A1 |
20050029587 | Harshfield | Feb 2005 | A1 |
20050052904 | Cho et al. | Mar 2005 | A1 |
20050062087 | Chen et al. | Mar 2005 | A1 |
20050093022 | Lung | May 2005 | A1 |
20050127349 | Horak et al. | Jun 2005 | A1 |
20050141261 | Ahn | Jun 2005 | A1 |
20050145984 | Chen et al. | Jul 2005 | A1 |
20050167656 | Sun et al. | Aug 2005 | A1 |
20050191804 | Lai et al. | Sep 2005 | A1 |
20050195633 | Choi et al. | Sep 2005 | A1 |
20050201182 | Osada et al. | Sep 2005 | A1 |
20050212024 | Happ | Sep 2005 | A1 |
20050212026 | Chung et al. | Sep 2005 | A1 |
20050215009 | Cho | Sep 2005 | A1 |
20050263829 | Song et al. | Dec 2005 | A1 |
20050270832 | Chu et al. | Dec 2005 | A1 |
20050280061 | Lee | Dec 2005 | A1 |
20060006472 | Jiang | Jan 2006 | A1 |
20060018156 | Happ | Jan 2006 | A1 |
20060038221 | Lee et al. | Feb 2006 | A1 |
20060043617 | Abbott | Mar 2006 | A1 |
20060066156 | Dong et al. | Mar 2006 | A1 |
20060073642 | Yeh et al. | Apr 2006 | A1 |
20060091476 | Pinnow et al. | May 2006 | A1 |
20060094154 | Lung | May 2006 | A1 |
20060108667 | Lung | May 2006 | A1 |
20060110878 | Lung et al. | May 2006 | A1 |
20060110888 | Cho et al. | May 2006 | A1 |
20060113520 | Yamamoto et al. | Jun 2006 | A1 |
20060113521 | Lung | Jun 2006 | A1 |
20060118913 | Yi et al. | Jun 2006 | A1 |
20060124916 | Lung | Jun 2006 | A1 |
20060126395 | Chen et al. | Jun 2006 | A1 |
20060131555 | Liu et al. | Jun 2006 | A1 |
20060138467 | Lung | Jun 2006 | A1 |
20060154185 | Ho et al. | Jul 2006 | A1 |
20060154467 | Hoffman et al. | Jul 2006 | A1 |
20060157680 | Takaura et al. | Jul 2006 | A1 |
20060157681 | Chen et al. | Jul 2006 | A1 |
20060163554 | Lankhorst et al. | Jul 2006 | A1 |
20060169968 | Happ | Aug 2006 | A1 |
20060172067 | Ovshinsky et al. | Aug 2006 | A1 |
20060175599 | Happ | Aug 2006 | A1 |
20060198183 | Kawahara et al. | Sep 2006 | A1 |
20060202245 | Zuliani et al. | Sep 2006 | A1 |
20060205108 | Maimon et al. | Sep 2006 | A1 |
20060211165 | Hwang et al. | Sep 2006 | A1 |
20060226409 | Burr et al. | Oct 2006 | A1 |
20060234138 | Fehlhaber et al. | Oct 2006 | A1 |
20060237756 | Park et al. | Oct 2006 | A1 |
20060245236 | Zaidi | Nov 2006 | A1 |
20060250885 | Cho et al. | Nov 2006 | A1 |
20060261392 | Lee et al. | Nov 2006 | A1 |
20060266993 | Suh et al. | Nov 2006 | A1 |
20060275962 | Lee | Dec 2006 | A1 |
20060284157 | Chen et al. | Dec 2006 | A1 |
20060284158 | Lung et al. | Dec 2006 | A1 |
20060284214 | Chen | Dec 2006 | A1 |
20060284237 | Park et al. | Dec 2006 | A1 |
20060284279 | Lung et al. | Dec 2006 | A1 |
20060286709 | Lung et al. | Dec 2006 | A1 |
20060286743 | Lung et al. | Dec 2006 | A1 |
20060289847 | Dodge | Dec 2006 | A1 |
20060289848 | Dennison | Dec 2006 | A1 |
20070007613 | Wang et al. | Jan 2007 | A1 |
20070008786 | Scheuerlein | Jan 2007 | A1 |
20070030721 | Segal et al. | Feb 2007 | A1 |
20070034921 | Daley et al. | Feb 2007 | A1 |
20070037101 | Morioka | Feb 2007 | A1 |
20070040159 | Wang | Feb 2007 | A1 |
20070051936 | Pellizzer et al. | Mar 2007 | A1 |
20070086235 | Kim et al. | Apr 2007 | A1 |
20070096162 | Happ et al. | May 2007 | A1 |
20070096248 | Philipp et al. | May 2007 | A1 |
20070108077 | Lung et al. | May 2007 | A1 |
20070108429 | Lung | May 2007 | A1 |
20070108430 | Lung | May 2007 | A1 |
20070108431 | Chen et al. | May 2007 | A1 |
20070109836 | Lung | May 2007 | A1 |
20070109843 | Lung et al. | May 2007 | A1 |
20070111429 | Lung | May 2007 | A1 |
20070115794 | Lung | May 2007 | A1 |
20070117315 | Lai et al. | May 2007 | A1 |
20070120104 | Ahn et al. | May 2007 | A1 |
20070121363 | Lung | May 2007 | A1 |
20070121374 | Lung et al. | May 2007 | A1 |
20070126040 | Lung | Jun 2007 | A1 |
20070131922 | Lung | Jun 2007 | A1 |
20070138458 | Lung | Jun 2007 | A1 |
20070147105 | Lung et al. | Jun 2007 | A1 |
20070153563 | Nirschl | Jul 2007 | A1 |
20070154847 | Chen et al. | Jul 2007 | A1 |
20070155172 | Lai et al. | Jul 2007 | A1 |
20070156949 | Rudelic et al. | Jul 2007 | A1 |
20070158632 | Ho | Jul 2007 | A1 |
20070158633 | Lai et al. | Jul 2007 | A1 |
20070158645 | Lung | Jul 2007 | A1 |
20070158690 | Ho et al. | Jul 2007 | A1 |
20070158862 | Lung | Jul 2007 | A1 |
20070161186 | Ho | Jul 2007 | A1 |
20070170881 | Noh et al. | Jul 2007 | A1 |
20070173019 | Ho et al. | Jul 2007 | A1 |
20070173063 | Lung | Jul 2007 | A1 |
20070176261 | Lung | Aug 2007 | A1 |
20070187664 | Happ | Aug 2007 | A1 |
20070201267 | Happ et al. | Aug 2007 | A1 |
20070215852 | Lung | Sep 2007 | A1 |
20070224726 | Chen et al. | Sep 2007 | A1 |
20070235811 | Furukawa et al. | Oct 2007 | A1 |
20070236989 | Lung | Oct 2007 | A1 |
20070246699 | Lung | Oct 2007 | A1 |
20070249090 | Philipp et al. | Oct 2007 | A1 |
20070252127 | Arnold et al. | Nov 2007 | A1 |
20070257300 | Ho et al. | Nov 2007 | A1 |
20070262388 | Ho et al. | Nov 2007 | A1 |
20070267618 | Zaidi et al. | Nov 2007 | A1 |
20070274121 | Lung et al. | Nov 2007 | A1 |
20070285960 | Lung et al. | Dec 2007 | A1 |
20070298535 | Lung | Dec 2007 | A1 |
20080006811 | Philipp et al. | Jan 2008 | A1 |
20080012000 | Harshfield | Jan 2008 | A1 |
20080014676 | Lung et al. | Jan 2008 | A1 |
20080025089 | Scheuerlein et al. | Jan 2008 | A1 |
20080043520 | Chen | Feb 2008 | A1 |
20080094871 | Parkinson | Apr 2008 | A1 |
20080101110 | Happ et al. | May 2008 | A1 |
20080137400 | Chen et al. | Jun 2008 | A1 |
20080138929 | Lung | Jun 2008 | A1 |
20080138930 | Lung | Jun 2008 | A1 |
20080138931 | Lung | Jun 2008 | A1 |
20080164453 | Breitwisch et al. | Jul 2008 | A1 |
20080165569 | Chen et al. | Jul 2008 | A1 |
20080165570 | Happ et al. | Jul 2008 | A1 |
20080165572 | Lung | Jul 2008 | A1 |
20080166875 | Lung | Jul 2008 | A1 |
20080179582 | Burr et al. | Jul 2008 | A1 |
20080180990 | Lung | Jul 2008 | A1 |
20080186755 | Lung et al. | Aug 2008 | A1 |
20080191187 | Lung et al. | Aug 2008 | A1 |
20080192534 | Lung | Aug 2008 | A1 |
20080197334 | Lung | Aug 2008 | A1 |
20080224119 | Burr et al. | Sep 2008 | A1 |
20080225489 | Cai et al. | Sep 2008 | A1 |
20080265234 | Breitwisch et al. | Oct 2008 | A1 |
20080303014 | Goux et al. | Dec 2008 | A1 |
20090001341 | Breitwisch et al. | Jan 2009 | A1 |
20090014704 | Chen et al. | Jan 2009 | A1 |
20090023242 | Lung | Jan 2009 | A1 |
20090027950 | Lam et al. | Jan 2009 | A1 |
20090042335 | Lung | Feb 2009 | A1 |
20090057641 | Lung | Mar 2009 | A1 |
20090072215 | Lung | Mar 2009 | A1 |
20090098678 | Lung | Apr 2009 | A1 |
20090166600 | Park et al. | Jul 2009 | A1 |
20090166603 | Lung | Jul 2009 | A1 |
20090268507 | Breitwisch et al. | Oct 2009 | A1 |
Number | Date | Country |
---|---|---|
WO-2004025659 | Mar 2004 | WO |
Number | Date | Country | |
---|---|---|---|
20100295009 A1 | Nov 2010 | US |