Patent Grant
7622363
The present invention relates to a semiconductor substrate, a semiconductor device and a light emitting device having a gallium arsenide layer and a producing method therefor.
A semiconductor device on a compound semiconductor substrate such as of gallium arsenide shows a high performance such as excellent high speed and light emitting property, which are not obtainable on silicon. However, the compound semiconductor substrate is associated with drawbacks of expensiveness, a low mechanical strength, difficulty in preparing a large-sized substrate etc.
Because of these facts, it has been tried to heteroepitaxially growing a compound semiconductor on a silicon substrate which can be obtained inexpensively, with a high mechanical strength and in a large-sized substrate. For example, Japanese Patents Nos. 3157030, 3237889 and 3237890 disclose a method of heteroepitaxially growing a compound semiconductor layer on a porous silicon layer formed on a silicon substrate, then bonding the silicon substrate with another substrate, and eliminating portions of the silicon substrate and of the porous silicon layer with an etching liquid to obtain a compound semiconductor substrate of a large area. Also Japanese Patent No. 2877800 discloses a method of growing a compound semiconductor layer on a porous silicon layer formed on a silicon substrate, then bonding the silicon substrate with another substrate, and breaking the porous silicon layer and dividing the bonded substrate by a fluid jet flow to obtain a compound semiconductor substrate.
As an example of a semiconductor device formed for example with gallium arsenide, a configuration of a light emitting diode chip is shown in
In the configuration shown in
For example Japanese Patent Application Laid-open No. 11-168236 discloses a configuration of a light emitting diode capable of avoiding light absorption by a substrate, by adhering a semiconductor laminated portion constituted of a compound semiconductor to an alternative substrate different from a substrate used for crystal growth, then eliminating the substrate from the semiconductor laminated portion and providing a light reflecting layer such as a metal film between the semiconductor laminated portion and the alternative substrate.
In the producing method disclosed for example in Japanese Patent No. 3157030, a heteroepitaxial layer is formed by inserting a porous silicon layer is made present between the silicon and the compound semiconductor, thereby relaxing an mismatching of the lattice constants of silicon and compound semiconductor to a certain extent. However the crystallinity of the obtained compound semiconductor may still be insufficient, because it is not easy to eliminate the mismatching in the lattice constants of the porous silicon and the compound semiconductor. Also, depending on the specification of the desired compound semiconductor device, the compound semiconductor substrate obtained by such producing method is limited in its applicable range, and may not be able to fully exploit the advantage of the compound semiconductor device.
Also in the producing method for the light emitting diode disclosed in Japanese Patent Application Laid-open No. 11-168236, a substrate of a thickness of 300 to 500 μm is eliminated by grinding or the like from the semiconductor laminated portion of a thickness of several micrometers. In such elimination by grinding, it is difficult to uniformly control the film thickness of the semiconductor laminated portion, and it may become impossible to fully exploit the advantage of the compound semiconductor device.
The present invention has been made on the aforementioned situation, and an object of the present invention is to provide a producing method for a semiconductor substrate, a semiconductor device and a light emitting device, capable of sufficiently exploiting the advantage of a compound semiconductor device and still securing economical property.
Another object of the present invention is to provide a producing method for a light emitting device, capable of fully exploiting the advantage of a compound semiconductor device, enabling an easy manufacture, absent from a light absorption by a semiconductor substrate, and having a high light emitting efficiency.
A producing method for a semiconductor substrate of the present invention is characterized in including a step of preparing a first substrate having a separating layer of germanium and a gallium arsenide layer on the separating layer, a step of preparing a bonded substrate by bonding the first substrate and a second substrate, and a step of separating the bonded substrate in a portion of the separating layer.
Also in the present invention, a producing method for a light emitting diode is characterized in including a step of forming a porous germanium layer on a semiconductor substrate constituted of germanium, a step of forming plural semiconductor layers including a gallium arsenide layer on the porous germanium layer, a step of forming a light emitting diode area in the semiconductor layers, a step of forming a reflective layer on the light emitting diode area, and a step of separating the semiconductor substrate at the porous germanium layer.
Also in the present invention, a producing method for a light emitting diode is characterized in including a step of forming a porous germanium layer on a semiconductor substrate constituted of germanium, a step of forming plural semiconductor layers including a gallium arsenide layer on the porous germanium layer, a step of forming a metal electrode layer on the plural semiconductor layers, a step of adhering a support substrate to the surface of the metal layer, a step of separating the semiconductor substrate at the porous germanium layer, and a step of forming a light emitting diode in the semiconductor layer after the separation.
Other advantages and features of the present invention will be apparent from the following description taken in conjunction with the accompanying drawings, in which like reference characters designate the same or similar parts throughout the figures thereof.
The accompanying drawings, which are incorporated in and constitute a part of the description, illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.
Now preferred embodiments of the present invention will be explained in detail with reference to the accompanying drawings.
A step shown in
A step shown in
A step shown in
A step shown in
Through the aforementioned process, there is obtained a semiconductor substrate 40 as shown in
Also after the division in the step shown in
As explained above, the producing method of the present invention allows to obtain a semiconductor substrate having a gallium arsenide layer of a uniform film thickness and a satisfactory crystallinity. Also the producing method of the present invention allows to greatly reduce the production cost of the semiconductor substrate having a gallium arsenide layer.
At first, as shown in
Then a high-temperature hydrogen annealing and a CVD process utilizing GeH4, GeCl4 etc. as the raw material gas close the pores present on the surface of the porous germanium layer to form a satisfactory crystalline surface on the surface of the porous germanium constituting a substrate, and a single crystal germanium layer 104, an n-GaAs layer 105, an n-AlxGa1-xAs layer 106, an n-AlyGa1-yAs layer 107, an n-AlxGa1-xAs layer 108, and an n-GaAs layer 109 (y<x) are epitaxially grown in succession, as shown in
The growth of the GaAs layer on the germanium layer becomes a heteroepitaxial growth, but a GaAs layer and an AlGaAs layer can be obtained with an extremely low defect level since the lattice constant 5.64613 A of germanium crystal is very close to the lattice constant 5.6533 A of GaAs crystal. An impurity concentration and a thickness of the epitaxially grown layer depend on the designing of the device, but the impurity concentration is about 10E17/cm3 and the thickness if about 2 to 3 μm.
Then, as shown in
The metal electrode 112 is a reflective mirror serving partly as an electrode, and reflects, among light generated in a pn junction formed by Zn thermal diffusion in the n-AlyGa1-yAs layer 107, a light directed toward the metal electrode 112 and causes such light to be emitted from a light emitting window formed at the opposite surface. It is thus made possible to cause the light, proceeding in a direction opposite to the light emitting side, to be emitted to the exterior, thereby significantly improving the light emitting efficiency.
Then, as shown in
The porous germanium layer 103 remaining on the surface after the separation of the germanium substrate 101 is eliminated by etching, and an etching stop can be reproducibly realized at the interface of the porous layer and the epitaxial layer, because the porous layer has a low density and shows a very high etching rate. Thereafter the germanium layer 104 and, if necessary, the GaAs epitaxial layer 105 are partially eliminated by etching as shown in
In this process, the germanium substrate 101 is separated after the formation of the light emitting diode area, but it is also possible to separate the germanium substrate 101 at first and then to form the light emitting diode area. It is also very effective, as shown in
In case of improving the directionality of the emitted light, a mold lens 115 is formed on the light emitting window as shown in
Then there is executed a separation into a light emitting diode chip or a light emitting diode array. A dicing saw may be used for such separation, but a chip separation with a laser or by a creeping is also possible since the configuration is thin. Such method not only reduces an area for chip separation but also enables a highly precise chip separation, thus significantly improving the aligning precision in an application requiring an array of chips.
Finally, the light emitting diode chip or the light emitting diode array is peeled off from the handle substrate 113. Thereafter, the light emitting diode chip or the light emitting diode array is die bonded to a desired mounting support.
In case of a light emitting diode array chip with a narrow pitch, it may be directly bonded to lead wirings 117 of a driver IC 16 or a relay wiring pattern board (not shown) as shown in
Also the separated germanium substrate 101, after elimination of the porous germanium layer 102 remaining on the surface, can be restored to the initial surface state for example by polishing, and a repeated use of the germanium substrate 101 significantly reduces a proportion of the substrate cost in the production cost.
Also since the germanium substrate has a higher hardness than in GaAs substrate and can be produced in a large size, a reduction in the production cost is also possible by the use of a substrate larger than the GaAs substrate. In the present embodiment, the germanium substrate 101 is separated after the light emitting diode process, but it is also possible to execute the light emitting diode process after the germanium substrate 101 is separated.
In the present invention, after the formation of a porous layer on a germanium substrate, the surface is planarized and plural GaAs layers including a light emitting layer are laminated. Thereafter a light emitting diode is formed, and the semiconductor substrate is separated at the position of the porous layer. In this manner, it becomes unnecessary to eliminate the substrate of a thickness of several hundred micrometers by polishing or etching, and, since the porous germanium layer remaining on the side of the laminated semiconductor layers is as thin as several micrometers and has an etching rate which is larger by several digits than that of crystalline germanium, the porous layer alone can be selectively and reproducibly eliminated by etching.
Then, in a step of forming a light emitting window, an electrode and a light emitting diode on the plane after the elimination of the porous layer, a reflective mirror partially serving as an electrode is formed on the surface, whereby the light emitting toward a plane opposite to the side of the light emitting window can also be reflected and emitted to the exterior. Therefore, there can be easily realized a configuration of a light emitting diode capable of avoiding the absorption by the semiconductor substrate, whereby the light emitting efficiency can be significantly improved. Also an absorbing member for absorbing the light of the light emitting diode, not emitted to the exterior, is appropriately provided to reduce a stray light or a light bleeding, thereby realizing a light emitting diode of a satisfactory controllability.
According to the present invention, formation of the planar light-emitting diode on the surface of the semiconductor substrate across the porous layer and separation of the substrate from the part of the porous layer allow to dispense with an etch stop technology of stopping the etching at the interface of the substrate or a selective etching technology utilizing an etching rate lower by several digits in the laminated semiconductor layers, so that the manufacture can be easily executed. Also there can be easily realized a configuration in which the light emitted toward the side opposite to the light emitting window is also reflected, and a significant improvement in the light emitting efficiency can be realized by a light emitting diode configuration capable of avoiding the absorption by the semiconductor substrate.
In the following, examples of the present invention will be explained.
At first, a P-type Ge substrate 11 of a specific resistivity of 0.01 Ω·cm was prepared. Then the Ge substrate 11 was anodized in an anodizing solution to form a porous Ge layer as a separating layer 12. The anodizing conditions were as follows:
current density: 6 (mA/cm2)
anodizing solution: HF:H2O:C2H5OH=1:1:1
period: 11 (minutes)
thickness of porous Ge: 12 (μm).
The current density and the concentration of the anodizing solution can be suitably varied according to the thickness and the structure of the separating layer (porous Ge layer) 12 to be formed. The current density is preferably within a range of 0.5 to 700 mA/cm2, and the concentration of the anodizing solution is preferably within a range of 1:10:10 to 1:0:0.
The porous Ge layer is effective as a relaxing layer for forming an epitaxial GaAs layer of a high quality thereon and as a separating layer.
The anodizing solution can be a solution containing HF, and may be free from ethanol. However, ethanol, being effective for eliminating bubbles generated from the substrate surface, is preferably added to the anodizing solution. A chemical having such bubble eliminating function can be, in addition to ethanol, for example another alcohol such as methyl alcohol or isopropyl alcohol, or a surfactant. Instead of the addition of such chemical, it is also effective to release the bubbles from the substrate surface by a vibration for example an ultrasonic vibration.
Then, on the porous Ge layer, a GaAs layer 13 of a thickness of 0.3 μm was epitaxially grown by MOCVD (metal organic chemical vapor deposition) process to obtain a first substrate 10. The growing conditions were as follows:
source gas: Ga(CH3)3/AsH3
temperature: 600° C.
growth rate: 0.05 μm/min.
These growing conditions may be suitably varied according to the specifications of the required GaAs layer 13.
Then a surface of a separately prepared second substrate 20 was superposed and contacted with the surface of the first substrate 10, and a heat treatment was conducted for 5 minutes at 800° C. to increase the bonding strength of the first substrate 10 and the second substrate 20. Thus a bonded substrate 30 was obtained.
Then, toward a gap in the periphery of the bonded substrate 30 (formed by beveled portions of the two substrates 10, 20), high-pressure purified water of a pressure of 50 MPa was ejected from a nozzle of a diameter of 0.1 mm of a water jet apparatus in a direction parallel to the bonding interface of the bonded substrate 30 to break the bonded substrate 30 at a position of the separating layer 12, thereby dividing the bonded substrate 30 into two substrates. In this operation, the pressure of the purified water is preferably from several to 100 MPa.
In such dividing step, it is possible (1) to move the nozzle in a scanning motion in such a manner that the jet stream formed by the purified water ejected from the nozzle moves along the gap formed by the beveled portions, or (2) to hold and rotate the bonded substrate by pinching with a wafer holder in such a manner that the purified water is injected into the gap formed by the beveled portions over the entire periphery of the bonded substrate, or (3) to combine the methods (1) and (2).
As a result, the epitaxial GaAs layer 13 and a part 12a of the porous Ge layer 12, originally formed on the first substrate 10, were transferred onto the second substrate 20. A porous Ge layer 12a alone remained on the surface of the Ge substrate 11.
Instead of dividing (separating) the bonded substrate by the water jet method, it is also possible to utilize a gas jet, to insert a solid wedge into the separating layer of the bonded substrate, to apply a mechanical force such as a tensile force or a shearing force to the bonded substrate, to apply an ultrasonic wave to the bonded substrate, or to employ other methods.
Then the porous Ge layer 12b transferred onto the outermost surface of the second substrate 20 was selectively etched off by an etching solution containing a mixture at least of 49% hydrofluoric acid (HF), 30% hydrogen peroxide (H2O2) and water (H2O). The GaAs layer 13 remained without being etched while the porous Ge layer 12b was removed by selective etching. In the selective etching, an uneven distribution of etching within the substrate plane and between the substrates can be suppressed by an etching operation with an etching apparatus provided with a circulator for circulating the etching solution, under an intermittent application of an ultrasonic wave and a rotation of the substrate. Also an addition of an alcohol or a surface to the etching solution allows to suppress an uneven etching, resulting from surface sticking of bubbles generated in the reaction.
Through the aforementioned process, there was obtained a semiconductor substrate, having a GaAs layer 13 of a thickness of 0.3 μm on the surface. Also no change was caused in the GaAs layer 13 by the selective etching of the porous Ge layer. The thickness of thus formed GaAs layer 13, measured at 100 points over the entire surface, showed an evenness of 301±4 nm.
A cross-sectional observation by a transmission electron microscope confirmed that the GaAs layer retained satisfactory crystallinity.
A heat treatment in hydrogen was further conducted for 1 hour at 600° C., and the surface roughness of the GaAs layer 13 was evaluated by an atomic force microscope. An averaged square roughness in a square area of 50 μm was about 0.2 nm, comparable to that in a commercially available ordinary Si wafer. The surface planarization may be conducted, instead of hydrogen annealing, by a polishing operation such as CMP.
As a pre-process for the bonding step, a plasma treatment on at least either of the surfaces of the first and second substrates to be bonded can increase the bonding strength even in case of a low-temperature annealing. After the plasma treatment, the treated substrate is preferably rinsed with water.
In the dividing step, it is also possible to divide plural bonded substrates in succession, by arranging the plural bonded substrates along the surface direction thereof and moving the nozzle of the water jet apparatus in a scanning motion along such direction.
It is furthermore possible to arrange plural bonded substrates in a direction perpendicular to the surface direction thereof, and to cause the nozzle of the water jet apparatus in an X-Y scanning motion to eject the water jet in succession to the plural bonded substrates, thereby automatically dividing the plural bonded substrates.
After the dividing step, the Ge substrate 11 may be subjected to the elimination of the porous Ge layer 12a remaining thereon, then subjected to a planarization process and used again the preparation of the first substrate, thereby lowering the production cost of the semiconductor substrate. A repetition of such re-use can drastically reduce the production cost of the semiconductor substrate.
This example is a development of the example 1 and provides a method for producing a semiconductor device. At first, a porous Ge layer 22 is formed on a Ge substrate 21, in the same manner as shown in
Then, as shown in
Then, in the same manner as shown in
Then the bonded substrate was divided into two in the same manner as shown in
Then the porous Ge layer was eliminated in the same manner as shown in
The example 2 allows to produce a semiconductor laser of a double hetero structure.
In an example 3, at first two porous germanium layers 102, 103 are formed by anodizing on a germanium substrate 101 as shown in
Then a high-temperature hydrogen annealing and a CVD process utilizing GeH4, GeCl4 etc. as the raw material gas close the pores present on the surface of the porous germanium layer to form a satisfactory crystalline surface on the surface of the porous germanium, and a single crystal germanium layer 104, an n-GaAs layer 105, an n-AlxGa1-xAs layer 106, an n-AlyGa1-yAs layer 107, an n-AlxGa1-xAs layer 108, and an n-GaAs layer 109 (y<x) are epitaxially grown in succession, as shown in
An impurity concentration and a thickness of the epitaxially grown layer depend on the designing of the device, but a typical configuration adopted in the example 3 is as follows:
single crystal germanium layer 104: 0.1-0.5 μm; no impurity doping
n-GaAs layer 105: 0.05-0.55 μm; Si doped
n-Al0.35Ga0.65As layer 106: about 1 μm; Si doped
n-Al0.13Ga0.87As layer 107: about 0.5 μm; Si doped
n-Al0.35Ga0.65As layer 108: about 1 μm; Si doped
n-GaAs layer 109: 0.1-0.5 μm; Si doped.
The Si doping is so executed as to obtain a carrier concentration of 1017/cm3.
Then, as shown in
Then, as shown in
As the peelable adhesive tape, there was employed a type capable of self peeling by gas generation at the adhered interface under an ultraviolet irradiation.
The porous germanium layer 103 remaining on the surface after the separation of the germanium substrate 101 is eliminated by etching, and an etching stop can be reproducibly realized at the interface of the porous layer and the epitaxial layer, because the porous layer has a low density and shows a very high etching rate.
Thereafter the germanium layer 104 and, if necessary, the GaAs epitaxial layer 105 are partially eliminated by etching as shown in
In case of improving the directionality of the emitted light, a mold lens 115 is formed on the light emitting window as shown in
Then a separation was executed into a light emitting diode array chip (or a light emitting diode chip). Since the configuration is thin, a chip separation by creeping allow to reduce an area for chip separation and significantly reduce a fluctuation in the chip size.
Finally the light emitting diode array chip (or light emitting diode chip) is self peeled from the handle substrate 113 by an ultraviolet irradiation, and is directly bonded, as shown in
In contrast to the example 3 in which the germanium substrate 101 is separated after the light emitting diode process, an example 4 executes the light emitting diode process after the separation of the germanium substrate 101, and each step is same as that in the example 3. In the following, an explanation will be given principally on different points.
At first, porous germanium layers 102, 103 are formed on a germanium substrate 1 as shown in
Then, as shown in
Then, as shown in
Then, after the single crystal germanium layer 104 on the surface after the separation of the germanium substrate 101 is eliminated, and a light emitting diode of a planar light-emission type is formed by a semiconductor process, as shown in
Then, as shown in
It is also possible to realize the configuration of the light emitting diode array shown in
Since the metal electrode 201 in the example 4 can provide a function of a reflective mirror, it is possible to utilize the reflected light by partially eliminating the n-GaAs layer 109. It is also possible, as in
In the example 4, since the porous germanium layer is absent at the light emitting diode process, there is not required a measure for providing the porous germanium layer with a process resistance, and an ordinary light emitting diode process can be directly applicable.
As explained in the foregoing, the planar light emitting diode or the planar light emitting diode array of the invention is advantageously employable in a light emitting diode printer head (to be mounted in a printer). In addition, the present invention is advantageously applicable, for example, to a display apparatus constituted by two-dimensionally arranging the planar light emitting diodes (planar light emitting diode arrays).
(Others)
In the epitaxial growing step for forming a gallium arsenide layer, there can be applied various film forming technologies such as MBE method.
In the selective etching step for the separating layer (porous layer, ion implanted layer etc.) remaining after the dividing operation, there can be employed, in addition to the aforementioned mixture of 49% hydrofluoric acid, 30% hydrogen peroxide and water, various etching solutions (for example a mixture of hydrofluoric acid, nitric acid and acetic acid).
As many apparently widely different embodiments of the present invention can be made without departing from the spirit and scope thereof, it is to be understood that the invention is not limited to the specific embodiments thereof except as defined in the claims.
| Number | Date | Country | Kind |
|---|---|---|---|
| 2003-127999 | May 2003 | JP | national |
| 2003-359348 | Oct 2003 | JP | national |
| Filing Document | Filing Date | Country | Kind | 371c Date |
|---|---|---|---|---|
| PCT/JP2004/006346 | 4/30/2004 | WO | 00 | 8/16/2005 |
| Publishing Document | Publishing Date | Country | Kind |
|---|---|---|---|
| WO2004/099473 | 11/18/2004 | WO | A |
| Number | Name | Date | Kind |
|---|---|---|---|
| 4779108 | Inoue | Oct 1988 | A |
| 5331333 | Tagawa et al. | Jul 1994 | A |
| 5371037 | Yonehara | Dec 1994 | A |
| 5439843 | Sakaguchi et al. | Aug 1995 | A |
| 5528057 | Yanagase et al. | Jun 1996 | A |
| 5712199 | Nakagawa et al. | Jan 1998 | A |
| 5750000 | Yonehara et al. | May 1998 | A |
| 5755914 | Yonehara | May 1998 | A |
| 5763288 | Sakaguchi et al. | Jun 1998 | A |
| 5811348 | Matsushita et al. | Sep 1998 | A |
| 5840616 | Sakaguchi et al. | Nov 1998 | A |
| 5854123 | Sato et al. | Dec 1998 | A |
| 5856229 | Sakaguchi et al. | Jan 1999 | A |
| 5868947 | Sakaguchi et al. | Feb 1999 | A |
| 5970361 | Kumomi et al. | Oct 1999 | A |
| 6106613 | Sato et al. | Aug 2000 | A |
| 6140209 | Iwane et al. | Oct 2000 | A |
| 6143628 | Sato et al. | Nov 2000 | A |
| 6150031 | Yonehara | Nov 2000 | A |
| 6156624 | Yamagata et al. | Dec 2000 | A |
| 6190937 | Nakagawa et al. | Feb 2001 | B1 |
| 6211038 | Nakagawa et al. | Apr 2001 | B1 |
| 6258698 | Iwasaki et al. | Jul 2001 | B1 |
| 6306729 | Sakaguchi et al. | Oct 2001 | B1 |
| 6326279 | Kakizaki et al. | Dec 2001 | B1 |
| 6331208 | Nishida et al. | Dec 2001 | B1 |
| 6382292 | Ohmi et al. | May 2002 | B1 |
| 6391743 | Iwane et al. | May 2002 | B1 |
| 6426274 | Tayanaka | Jul 2002 | B1 |
| 6429095 | Sakaguchi et al. | Aug 2002 | B1 |
| 6452091 | Nakagawa et al. | Sep 2002 | B1 |
| 6475323 | Ohmi et al. | Nov 2002 | B1 |
| 6503778 | Yamauchi et al. | Jan 2003 | B1 |
| 6566235 | Nishida et al. | May 2003 | B2 |
| 6613678 | Sakaguchi et al. | Sep 2003 | B1 |
| 6639327 | Momoi et al. | Oct 2003 | B2 |
| 6677183 | Sakaguchi et al. | Jan 2004 | B2 |
| 6746559 | Ohmi et al. | Jun 2004 | B2 |
| 6756289 | Nakagawa et al. | Jun 2004 | B1 |
| 6891578 | Yonehara et al. | May 2005 | B2 |
| 6972215 | Sakaguchi et al. | Dec 2005 | B2 |
| 7015507 | Yonehara et al. | Mar 2006 | B2 |
| 7029950 | Yonehara et al. | Apr 2006 | B2 |
| 20030190794 | Ohmi et al. | Oct 2003 | A1 |
| 20050124137 | Yonehara | Jun 2005 | A1 |
| 20050148122 | Yonehara | Jul 2005 | A1 |
| 20060019466 | Nayfeh et al. | Jan 2006 | A1 |
| Number | Date | Country |
|---|---|---|
| 0 767 486 | Apr 1997 | EP |
| 0 797 258 | Sep 1997 | EP |
| 0 867 919 | Sep 1998 | EP |
| 1 050 901 | Nov 2000 | EP |
| 4-10536 | Jan 1992 | JP |
| 7-302889 | Nov 1995 | JP |
| 10-135500 | May 1998 | JP |
| 10-326884 | Dec 1998 | JP |
| 2877800 | Jan 1999 | JP |
| 11-168236 | Jun 1999 | JP |
| 2000-349267 | Dec 2000 | JP |
| 3157030 | Feb 2001 | JP |
| 3237889 | Oct 2001 | JP |
| 3237890 | Oct 2001 | JP |
| 2001-339100 | Dec 2001 | JP |
| 2002-270515 | Sep 2002 | JP |
| Number | Date | Country | |
|---|---|---|---|
| 20060166468 A1 | Jul 2006 | US |
