Substrate processing apparatus

Information

  • Patent Grant
  • 7877895
  • Patent Number
    7,877,895
  • Date Filed
    Friday, June 1, 2007
    17 years ago
  • Date Issued
    Tuesday, February 1, 2011
    14 years ago
Abstract
A substrate processing method is arranged to perform a heat process on a substrate with a coating film formed thereon to bake and cure the coating film. At first, the substrate, with the coating film formed thereon, is held at a preparatory temperature lower than a lower limit of temperature for baking and curing the coating film, to adjust distribution of a predetermined component in the coating film. Then, the substrate, with distribution of the predetermined component thus adjusted, is subjected to a heat process at a temperature not lower than the lower limit of temperature.
Description
BACKGROUND OF THE INVENTION

1. Field of the Invention


The present invention relates to a substrate processing method and substrate processing apparatus for processing a substrate with a coating film formed thereon, which is used for e.g., manufacturing semiconductor devices.


2. Description of the Related Art


In a photolithography step for semiconductor devices, a resist is applied onto a semiconductor wafer (which will be simply referred to as “wafer” hereinafter) to form a resist film. Then, the resist film is subjected to a light exposure process in accordance with a predetermined circuit pattern. Then, the light-exposed pattern thus formed is subjected to a developing process to form a circuit pattern on the resist film.


In a photolithography step of this type, a resist coating/developing system is used for performing a series of processes, such as resist coating, development after light exposure, and heat processes accompanying them. There is a system of this kind that includes a plurality of processing units for performing respective processes, and a transfer unit for sequentially transferring a plurality of wafers to and from the processing units in accordance with the order of processes (Jpn. Pat. Appln. KOKAI Publication No. 2003-258076).


Further, in a photolithography step, a coating liquid of, e.g., resist or BARC (anti-reflective coating) is applied, and is then baked and cured (hardened by baking) by a heat process, such as a pre-baking process. This heat process may be performed by a heat processing unit of the type that includes a heating plate configured to perform a baking process on a wafer placed thereon, while being heated by a heater (U.S. Pat. No. 5,620,560 and Jpn. Pat. Appln. KOKAI Publication No. 9-15572).


Where a pre-baking process is performed by such a heat processing unit in the system described above, a transfer unit is used for sequentially transferring a plurality of wafers to and from a plurality of processing units in accordance with the order of processes. In this case, the wafers suffer differences in, e.g., waiting time for the respective processing units, depending on the busyness of the transfer unit, so the wafers have different time lengths from the time each wafer is coated with a coating liquid to the time it is loaded into the heat processing unit. Such differences in transfer time length may bring about fluctuations in the distribution of a specific component after the coating liquid is baked and cured, although it depends on the coating liquid. It follows that the line width (CD (Critical Dimension)) may become unequal among the wafers.


Previously, fluctuates of this kind did not cause serious problems, but, in recent years, even slight fluctuates of this kind are problematic, because circuit patterns used for semiconductor devices have become drastically smaller. Accordingly, it is required to suppress the fluctuations described above in pre-baking processes.


BRIEF SUMMARY OF THE INVENTION

An object of the present invention is to provide a substrate processing method and apparatus that can suppress the fluctuations described above among substrates after a coating film is baked and cured. Another object of the present invention is to provide a computer readable storage medium used for executing the method described above.


According to a first aspect of the present invention, there is provided a substrate processing method for performing a heat process on a substrate with a coating film formed thereon to bake and cure the coating film, the method comprising: holding the substrate, with the coating film formed thereon, at a preparatory temperature lower than a lower limit of temperature for baking and curing the coating film, to adjust distribution of a predetermined component in the coating film; and subjecting the substrate, with distribution of the predetermined component thus adjusted, to a heat process at a temperature not lower than the lower limit of temperature.


In the first aspect, said holding the substrate at the preparatory temperature may be arranged to localize the predetermined component. The temperature not lower than the lower limit of temperature is preferably a temperature for hardening or cross-linking the coating film. The preparatory temperature is preferably a temperature lower than a temperature for hardening or cross-linking the coating film, and is preferably within a range of 70 to 100° C.


According to a second aspect of the present invention, there is provided a substrate processing method for performing a heat process on a plurality of substrates each with a coating film formed thereon to bake and cure the coating film, while sequentially transferring the substrates, the method comprising: distinguishing the substrates from each other in accordance with a first state and a second state where an elapsed time length since formation of the coating film is shorter and not shorter, respectively, than a predetermined time length; holding each substrate having the first state at a preparatory temperature lower than a lower limit of temperature for baking and curing the coating film, to adjust distribution of a predetermined component in the coating film, and then subjecting the substrate having the first state to a heat process at a temperature not lower than the lower limit of temperature; and subjecting each substrate having the second state to a heat process at a temperature not lower than the lower limit of temperature, without holding the substrate having the second state at a temperature lower than the lower limit of temperature.


In the first and second aspects, the coating film may be an anti-reflective coating or resist film.


According to a third aspect of the present invention, there is provided a substrate processing apparatus for performing a heat process on a substrate with a coating film formed thereon to bake and cure the coating film, the apparatus comprising: a substrate supporting section configured to hold the substrate, with the coating film formed thereon, at a preparatory temperature lower than a lower limit of temperature for baking and curing the coating film; a heat processing section configured to subject the substrate, with the coating film formed thereon, to a heat process at a temperature not lower than the lower limit of temperature; and a transfer mechanism configured to transfer the substrate, with the coating film formed thereon, from the substrate supporting section to the heat processing section, wherein the apparatus processes the substrate by the substrate supporting section to adjust distribution of a predetermined component in the coating film, and then transfers the substrate to the heat processing section and subjects the substrate to the heat process.


In the third aspect, the substrate supporting section may be arranged to localize the predetermined component in the coating film.


According to a fourth aspect of the present invention, there is provided a substrate processing apparatus for performing a heat process on a substrate with a coating film formed thereon to bake and cure the coating film, the apparatus comprising: a substrate supporting section configured to hold the substrate, with the coating film formed thereon, at a preparatory temperature lower than a lower limit of temperature for baking and curing the coating film; a heat processing section configured to subject the substrate, with the coating film formed thereon, to a heat process at a temperature not lower than the lower limit of temperature; a transfer mechanism configured to transfer the substrate, with the coating film formed thereon, from the substrate supporting section to the heat processing section; and a control section configured to control at least one of holding temperature and holding time in the substrate supporting section to adjust distribution of a predetermined component in the coating film, wherein the apparatus processes the substrate by the substrate supporting section under control of the control section to adjust distribution of the predetermined component in the coating film, and then transfers the substrate to the heat processing section and subjects the substrate to the heat process.


In the fourth aspect, the control section may be configured to control at least one of holding temperature and holding time in the substrate supporting section to localize the predetermined component in the coating film in the substrate supporting section.


According to a fifth aspect of the present invention, there is provided a substrate processing apparatus for performing a heat process on a plurality of substrates each with a coating film formed thereon to bake and cure the coating film, while sequentially transferring the substrates, the apparatus comprising: a substrate supporting section configured to hold each substrate, with the coating film formed thereon, at a preparatory temperature lower than a lower limit of temperature for baking and curing the coating film, to adjust distribution of a predetermined component in the coating film; a heat processing section configured to subject each substrate, with the coating film formed thereon, to a heat process at a temperature not lower than the lower limit of temperature; a transfer mechanism configured to transfer each substrate, with the coating film formed thereon, from the substrate supporting section to the heat processing section; and a control section configured to execute control for distinguishing the substrates from each other in accordance with a first state and a second state where an elapsed time length since formation of the coating film is shorter and not shorter, respectively, than a predetermined time length, holding each substrate having the first state at the preparatory temperature by the heat processing section, and then subjecting the substrate having the first state to a heat process at a temperature not lower than the lower limit of temperature, and subjecting each substrate having the second state to a heat process by the heat processing section at a temperature not lower than the lower limit of temperature, without holding the substrate having the second state at the substrate supporting section.


In the fifth aspect, the substrate supporting section may be configured to localize the predetermined component in the coating film.


In the third to fifth aspects, it may be arranged such that the substrate supporting section includes a supporting plate configured to support each substrate thereon, and the heat processing section includes a heating plate configured to heat each substrate thereon, while the supporting plate and the heating plate are disposed in one casing. In this case, the transfer mechanism may be configured to move the supporting plate with each substrate supported thereon to a position above the heating plate, and then transfer the substrate to the heating plate. The substrate supporting section and the heat processing section may be disposed as separate units. The preparatory temperature, at which each substrate is held by the substrate supporting section, is preferably a temperature lower than a temperature for hardening or cross-linking the coating film, and is preferably within a range of 70 to 100° C. The temperature not lower than the lower limit of temperature, at which each substrate is subjected to the heat process by the heat processing section, is preferably a temperature for hardening or cross-linking the coating film.


According to a sixth aspect of the present invention, there is provided a computer readable storage medium containing a control program for execution on a computer, which, when executed, causes the computer to control a substrate processing apparatus to conduct a method according to the first or second aspect described above.


Additional objects and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. The objects and advantages of the invention may be realized and obtained by means of the instrumentalities and combinations particularly pointed out hereinafter.





BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING

The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate embodiments of the invention, and together with the general description given above and the detailed description of the embodiments given below, serve to explain the principles of the invention.



FIG. 1 is a plan view showing the entire structure of a resist coating/developing system for semiconductor wafers, which is provided with a pre-baking unit (PAB) according to an embodiment of the present invention;



FIG. 2 is a front view of the resist coating/developing system shown in FIG. 1;



FIG. 3 is a back view of the resist coating/developing system shown in FIG. 1;



FIG. 4 is a perspective view schematically showing the structure of a main wafer transfer unit used in the resist coating/developing system shown in FIG. 1;



FIG. 5 is a block diagram showing a control system used in the resist coating/developing system shown in FIG. 1;



FIG. 6 is a sectional view showing the pre-baking unit (PAB) according to this embodiment of the present invention;



FIG. 7 is a plan view schematically showing the interior of the pre-baking unit (PAB) according to this embodiment of the present invention;



FIG. 8 is a flowchart showing an example of a process performed in the pre-baking unit (PAB), according to an embodiment of the present invention;



FIGS. 9A to 9C are views schematically showing the pre-baking unit (PAB) according to this embodiment of the present invention, to explain procedures for transferring a wafer from a heating sub-unit (heat processing section) to an aging sub-unit (substrate supporting section);



FIG. 10 is a view schematically showing an aging process performed in the pre-baking unit (PAB), according to an embodiment of the present invention;



FIGS. 11A and 11B are views schematically showing an aging process performed in the pre-baking unit (PAB), according to an embodiment of the present invention;



FIG. 12 is a view schematically showing an aging process performed in the pre-baking unit (PAB), according to an embodiment of the present invention;



FIG. 13 is a view schematically showing an aging process performed in the pre-baking unit (PAB), according to an embodiment of the present invention; and



FIG. 14 is a flowchart showing an example of a process performed in the pre-baking unit (PAB), according to another embodiment of the present invention.





DETAILED DESCRIPTION OF THE INVENTION

Embodiments of the present invention will now be described with reference to the accompanying drawings. In the following description, the constituent elements having substantially the same function and arrangement are denoted by the same reference numerals, and a repetitive description will be made only when necessary.



FIG. 1 is a plan view schematically showing a resist coating/developing system provided with a pre-baking unit (PAB) according to an embodiment of the present invention. FIGS. 2 and 3 are a front view and a back view, respectively, of the resist coating/developing system shown in FIG. 1.


This resist coating/developing system 1 includes a transfer station used as a cassette station 11, a process station 12 comprising a plurality of processing units, and an interface station 13 located adjacent to the process station 12 and configured to transfer wafers W between a light exposure apparatus 14 and the process station 12.


The cassette station 11 is used such that wafer cassettes (CR) are transferred thereto from other systems, wherein each of these wafer cassettes (CR) horizontally stores a plurality of wafers W to be processed in the resist coating/developing system 1. The cassette station 11 is also arranged such that wafer cassettes (CR) are transferred therefrom to other systems, wherein each of these wafer cassettes (CR) stores wafers W processed in the resist coating/developing system 1. Further, the cassette station 11 is used to transfer wafers W between the wafer cassettes (CR) and process station 12.


As shown in FIG. 1, the cassette station 11 includes a cassette table 20 having a plurality of (five in FIG. 1) positioning projections 20a formed thereon in a row in an X-direction. A wafer cassette (CR) is placed at each of the projections 20a such that its wafer transfer port faces the process station 12.


The cassette station 11 is provided with a wafer transfer mechanism 21 located between the cassette table 20 and process station 12. This wafer transfer mechanism 21 includes a wafer transfer pick 21a, which is movable in a cassette array direction (X-direction) and in a wafer array direction (Z-direction) of the wafers W stored in each wafer cassette (CR), and is further rotatable in a θ-direction show in FIG. 1. With the arrangement described above, the wafer transfer pick 21a can access any one of the wafer cassettes (CR), and also can access a transition unit (TRS-G3) located in a third processing unit group G3 of the process station 12 described later.


On the front side of the system, the process station 12 includes a first processing unit group G1 and a second processing unit group G2 arrayed in this order from the cassette station 11. Further, on the rear side of the system, the process station 12 includes a third processing unit group G3, a fourth processing unit group G4, and a fifth processing unit group G5 arrayed in this order from the cassette station 11. A first main transfer section A1 is interposed between the third processing unit group G3 and fourth processing unit group G4. A second main transfer section A2 is interposed between the fourth processing unit group G4 and fifth processing unit group G5. A sixth processing unit group G6 is located on the rear side of the first main transfer section A1. A seventh processing unit group G7 is located on the rear side of the second main transfer section A2.


As shown in FIGS. 1 and 2, the first processing unit group G1 includes five processing units of the spinner type stacked one on the other, which are used as liquid supply units each for performing a predetermined process on a wafer W placed on a spin chuck SP inside a cup (CP). For example, the five processing units are formed of three resist coating units (COT) and two bottom coating units (BARC) for forming an anti-reflective coating that prevents reflection of light during light exposure. The second processing unit group G2 includes five processing units of the spinner type, such as development units (DEV), stacked one on the other.


The third processing unit group G3 includes ten units or the like stacked one on the other, as shown in FIG. 3, which are formed of a temperature adjusting unit (TCP), a transition unit (TRS-G3), a spare space V, three high-precision temperature adjusting units (CPL-G3), and four high-temperature heat processing units (BAKE) in this order from below. The transition unit (TRS-G3) is used as a portion for transferring a wafer W between the cassette station 11 and first main transfer section A1. The spare space V is used for attaching a desired processing unit of the oven type, such as a processing unit of the oven type for performing a predetermined process on a wafer W placed on a worktable. Each of the high-precision temperature adjusting units (CPL-G3) is used for performing a heat process on a wafer W at a temperature controlled with high precision. Each of the high-temperature heat processing units (BAKE) is used for performing a predetermined heat process on a wafer W.


The fourth processing unit group G4 includes ten units or the like stacked one on the other, as shown in FIG. 3, which are formed of a high-precision temperature adjusting unit (CPL-G4), four pre-baking units (PAB), and five post baking units (POST) in this order from below. Each of the pre-baking units (PAB) is used for performing a heat process on a wafer W after resist coating. Each of the post baking units (POST) is used for performing a heat process on a wafer W after a developing process. Each of the pre-baking units (PAB) in the fourth processing unit group G4 is structured according to this embodiment and has a heating sub-unit and an aging sub-unit, as described later.


The fifth processing unit group G5 includes ten units or the like stacked one on the other, as shown in FIG. 3, which are formed of four high-precision temperature adjusting units (CPL-G5) and six post exposure baking units (PEB) in this order from below. Each of the post exposure baking units (PEB) is used for performing a heat process on a wafer W after light exposure and before development.


In the third to fifth processing unit groups G3 to G5, the number and position of units stacked one on the other are not limited to those shown in the drawings, and they can be arbitrarily preset.


The sixth processing unit group G6 includes four units or the like stacked one on the other, which are formed of two adhesion units (AD) and two heating units (HP) for heating a wafer W in this order from below. Each of the adhesion units (AD) may have a mechanism for adjusting the temperature of a wafer W. The seventh processing unit group G7 includes two units or the like stacked one on the other, which are formed of a film thickness measuring unit (FTI) and a periphery light exposure unit (WEE) in this order from below. The film thickness measuring unit (FTI) is used for measuring the thickness of a resist film. The periphery light exposure unit (WEE) is used for performing light exposure selectively only on the edge portion of a wafer W. A plurality of periphery light exposure units (WEE) may be used and stacked one the other. Further, on the rear side of the second main transfer section A2, a heat processing unit, such as a heating unit (HP), may be disposed, as in the rear side of the first main transfer section A1.


The first main transfer section A1 is provided with a first main wafer transfer unit 16, which can selectively access the units located in the first processing unit group G1, third processing unit group G3, fourth processing unit group G4, and sixth processing unit group G6. The second main transfer section A2 is provided with a second main wafer transfer unit 17, which can selectively access the units located in the second processing unit group G2, fourth processing unit group G4, fifth processing unit group G5, and seventh processing unit group G7.


As shown in FIG. 4, the first main wafer transfer unit 16 includes three arms 7a, 7b, and 7c each for holding a wafer W. These arms 7a to 7c are movable back and forth along a base plate 52. The base plate 52 is rotatably supported by a support portion 53 and can be rotated by a motor built in the support portion 53. The support portion 53 is movable up and down along support struts 55 extending in the vertical direction. The support struts 55 are respectively provided with sleeves 55a extending in a vertical direction, while a flange portion 56 laterally projected from the support portion 53 slidably engages with sleeves 55a. The support portion 53 can be moved up and down by an elevating mechanism (not shown) through the flange portion 56. With this arrangement, the arms 7a to 7c of the first main wafer transfer unit 16 are movable in the X-direction, Y-direction, and Z-direction, and is rotatable in the X-Y plane. Consequently, as described above, the first main wafer transfer unit 16 can selectively access the units located in the first processing unit group G1, third processing unit group G3, fourth processing unit group G4, and sixth processing unit group G6.


A shield plate 8 is attached between the arm 7a and arm 7b to block off radiation heat from these arms. Further, a light emitting element (not shown) of a sensor member 59 is located above the distal end of the uppermost arm 7a, while a light receiving element (not shown) is attached at the distal end of the base plate 52. The light emitting element and light receiving element constitute an optical sensor to confirm the presence/absence and protruding of a wafer W on each of the arms 7a to 7c. FIG. 4 also shows a wall portion 57 as a part of the housing of the first main transfer section A1 on the first processing unit group G1 side. The wall portion 57 has window portions 57a formed therein, through which a wafer W is transferred to and from the respectively units of the first processing unit group G1. The second main wafer transfer unit 17 has the same structure as that of the first main wafer transfer unit 16.


A liquid temperature adjusting pump 24 and a duct 28 are located between the first processing unit group G1 and cassette station 11. A liquid temperature adjusting pump 25 and a duct 29 are located between the second processing unit group G2 and interface station 13. The liquid temperature adjusting pumps 24 and 25 are used for supplying predetermined process liquids to the first processing unit group G1 and second processing unit group G2, respectively. The ducts 28 and 29 are used for supplying clean air into the processing unit groups G1 to G5 from an air conditioner (not shown) located outside the resist coating/developing system 1.


The first to seventh processing unit groups G1 to G7 are detachable for a maintenance operation. The rear side panel of the process station 12 is also detachable or openable. Further, chemical units (CHM) 26 and 27 are respectively located below the first processing unit group G1 and second processing unit group G2 and are used for supplying predetermined process liquids to the first processing unit group G1 and second processing unit group G2.


The interface station 13 comprises a first interface station 13a on the process station 12 side, and a second interface station 13b on the light exposure apparatus 14 side. The first interface station 13a is provided with a first wafer transfer device 62 that faces an opening of the fifth processing unit group G5. The second interface station 13b is provided with a second wafer transfer device 63 movable in the X-direction.


An eighth processing unit group G8 is located on the rear side of the first wafer transfer device 62. The eighth processing unit group G8 includes units or the like stacked one on the other, as shown in FIG. 3, which are formed of an outgoing buffer cassette (OUTBR), an incoming buffer cassette (INBR), and a periphery light exposure unit (WEE) in this order from below. The outgoing buffer cassette (OUTBR) is used for temporarily placing wafers W transferred from the light exposure apparatus 14. The incoming buffer cassette (INBR) is used for temporarily placing wafers W to be transferred into the light exposure apparatus 14. Each of the incoming buffer cassette (INBR) and outgoing buffer cassette (OUTBR) is configured to accommodate a plurality of, e.g., 25, wafers W. Further, a ninth processing unit group G9 is located on the front side of the first wafer transfer device 62. The ninth processing unit group G9 includes units or the like stacked one on the other, as shown in FIG. 2, which are formed of two high-precision temperature adjusting units (CPL-G9) and a transition unit (TRS-G9) in this order from below.


The first wafer transfer device 62 includes a wafer transfer fork 62a, which is movable in the Z-direction, rotatable in the θ-direction, and further movable back and forth in the X-Y plane. This fork 62a can selectively access the units located in the fifth processing unit group G5, eighth processing unit group G8, and ninth processing unit group G9, so that wafers W can be transferred among these units.


Similarly, the second wafer transfer device 63 includes a wafer transfer fork 63a, which is movable in the X-direction and Z-direction, rotatable in the θ-direction, and further movable back and forth in the X-Y plane. This fork 63a can selectively access the units located in the ninth processing unit group G9, and an incoming stage 14a and an outgoing stage 14b of the light exposure apparatus 14, so that wafers W can be transferred among these portions.


As shown in FIG. 2, a central control section 19 is located below the cassette station 11 and is used for controlling this resist coating/developing system 1, as a whole. As shown in FIG. 5, this central control section 19 includes a process controller 101 comprising a CPU for controlling the respective components included in the resist coating/developing system 1, such as the processing units and transfer mechanisms. The process controller 101 is connected to the user interface 102, which includes, e.g., a keyboard and a display, wherein the keyboard is used for a process operator to input commands for operating the respective components in the resist coating/developing system 1, and the display is used for showing visualized images of the operational status of the respective components in the resist coating/developing system 1. Further, the process controller 101 is connected to the storage portion 103, which stores recipes with control programs and process condition data recorded therein, for realizing various processes performed in the resist coating/developing system 1 under the control of the process controller 101.


A required recipe is retrieved from the storage portion 103 and executed by the process controller 101 in accordance with an instruction or the like input through the user interface 102. Consequently, each of various predetermined processes is performed in the resist coating/developing system 1 under the control of the process controller 101. Recipes may be stored in a computer readable storage medium, such as a CD-ROM, hard disk, flexible disk, or nonvolatile memory. Further, recipes may be utilized on-line, while it is transmitted from a suitable apparatus through, e.g., a dedicated line, as needed. The processing units are respectively provided with their own subordinate unit controllers, which control the operation of the respective units in accordance with instructions transmitted from the process controller 101.


In the resist coating/developing system 1 arranged as described above, unprocessed wafers W are taken out one by one from a wafer cassette (CR) by the wafer transfer mechanism 21. A wafer W thus taken out is transferred by the wafer transfer mechanism 21 into the transition unit (TRS-G3) located in the processing unit group G3 of the process station 12. Then, the wafer W receives a temperature adjusting treatment in the temperature adjusting unit (TCP). Then, the wafer W is sequentially subjected to formation of an anti-reflective coating performed by one of the bottom coating units (BARC) of the first processing unit group G1, a heat process performed by one of the heating units (HP), and a baking process performed by one of the high-temperature heat processing units (BAKE). Before the formation of an anti-reflective coating on the wafer W performed by one of the bottom coating units (BARC), the wafer W may be subjected to an adhesion process performed by one of the adhesion units (AD). Then, the wafer W receives a temperature adjusting treatment in the high-precision temperature adjusting unit (CPL-G4). Then, the wafer W is transferred into one of the resist coating units (COT) located in the first processing unit group G1, in which the wafer W is subjected to a process for applying a resist liquid. Thereafter, the wafer W is sequentially subjected to a pre-baking process performed by one of the pre-baking units (PAB) located in the fourth processing unit group G4, and a periphery light exposure process performed by one of the periphery light exposure units (WEE). Then, the wafer W receives a temperature adjusting treatment in the high-precision temperature adjusting unit (CPL-G4) or the like. Thereafter, the wafer W is transferred by the second wafer transfer device 63 into the light exposure apparatus 14. After the wafer W is subjected to a light exposure process performed by the light exposure apparatus 14, the wafer W is transferred by the second wafer transfer device 63 into the transition unit (TRS-G9). Then, the wafer W is transferred by the first wafer transfer device 62 into one of the post exposure baking units (PEB) located in the fifth processing unit group G5, in which the wafer W is subjected to a post exposure baking process. Further, the wafer W is transferred into one of the development units (DEV) located in the second processing unit group G2, in which the wafer W is subjected to a developing process. Then, the wafer W is subjected to a post baking process performed by the post baking unit (POST). Then, the wafer W receives a temperature adjusting treatment in one of the high-precision temperature adjusting units (CPL-G3). Then, the wafer W is transferred through the transition unit (TRS-G3) to a predetermined position in a wafer cassette (CR) placed on the cassette station 11.


Next, a detailed explanation will be given of the pre-baking unit (PAB) according to this embodiment of the present invention.



FIG. 6 is a sectional view showing the pre-baking unit (PAB) according to this embodiment. FIG. 7 is a plan view schematically showing the interior of the pre-baking unit (PAB).


This pre-baking unit (PAB) includes a casing 110, in which a heating sub-unit (heat processing section) 120 is located on one side, and an aging sub-unit (substrate supporting section) 140 is located on the other side.


The heating sub-unit (heat processing section) 120 is used for performing a heat process on a wafer W to bake and cure (harden by baking) a coating film, and thus includes a heating plate 121 like a circular plate for heating a wafer W. The heating plate 121 is supported within the inner space of a support member 122 having a compressed cylindrical shape opened upward. The upper side of the support member 122 is covered with a cover 123 having a conical shape with height gradually increased from the peripheral portion to the central portion. The cover 123 has an exhaust port 125 formed at the top of the central portion and connected to an exhaust line. The cover 123 can be moved up and down by an elevating mechanism (not shown). When the cover 123 is set at the upper position, the wafer W can be loaded and unloaded to and from the heating plate 121. When the cover 123 is set at the lower position, the lower end of the cover 123 comes into close contact with the upper end of the support member 122 to form a heat processing space S. The support member 122 is fixed on a spacer 124 placed on the bottom of the casing 110.


The heating plate 121 is made of, e.g., aluminum, and is provided with proximity pins 126 on the surface. The wafer W is placed on the proximity pins 126 to be adjacent to the heating plate 121. The heating plate 121 has an electric heater 127 built therein with a predetermined pattern. Electricity is applied from a heater power supply 128 to this electric heater 127 to set the heating plate 121 at a predetermined temperature. The heating temperature is controlled by means of feedback control using a thermo couple (not shown) located near the surface of the heating plate 121.


The heating plate 121 has three through holes 129 formed therein at the central portion (only two of them are shown in FIG. 6). Lifter pins 130 are respectively inserted in these through holes 129 and are movable up and down to move the wafer W up and down. The lifter pins 130 are attached to a support plate 131 and are moved up and down along with the support plate 131 by a cylinder mechanism 132 located below the casing 110.


The aging sub-unit (substrate supporting section) 140 is used for performing an aging process arranged to hold the wafer W at a temperature lower than that for baking and curing the coating film, (i.e., at a preparatory temperature lower than the lower limit of temperature for baking and curing the coating film). The aging sub-unit 140 includes a supporting plate 141 and a driving mechanism 142 for moving the supporting plate 141 in a horizontal direction to transfer the wafer W to and from the heating sub-unit 120. The supporting plate 141 is provided with proximity pins 143 thereon, so that the wafer W is placed on the proximity pins 143 to be adjacent to the supporting plate 141 during the aging process. The driving mechanism 142 comprises a suitable mechanism, such as a belt mechanism or ball screw mechanism, to move the supporting plate 141 along a guide 144. When the wafer W is transferred to and from the heating plate 121, the supporting plate 141 is moved to the heating sub-unit (heat processing section) 120 side. When the aging process is performed, the supporting plate 141 is set at a reference position shown in FIG. 6. In order to prevent the supporting plate 141 thus moved from interfering with the lifter pins 130, the supporting plate 141 has grooves 145 extending in the transfer direction of the supporting plate 141, as shown in FIG. 7.


The supporting plate 141 has an electric heater 146 built therein with a predetermined pattern. Electricity is applied from a heater power supply 147 to this electric heater 146 to set the supporting plate 141 at a predetermined temperature. The temperature of the supporting plate 141 is controlled by means of feedback control using a thermo couple (not shown) located near the surface of the supporting plate 141. The supporting plate 141 is used for localizing a predetermined component in the coating film applied and formed on the wafer W, so that the distribution of the predetermined component becomes constant among wafers. Accordingly, the temperature used here can be suitably set in accordance with this purpose, wherein heating is not essential. Where the temperature is controlled around room temperature, temperature adjusting water or the like may be circulated in the supporting plate 141 to control the temperature.


The pre-baking unit (PAB) includes a unit controller 111 for controlling the pre-baking unit (PAB) in accordance with instructions transmitted from the process controller 101 of the resist coating/developing system 1. For example, the unit controller 111 takes on driving control of the supporting plate 141 by the driving mechanism 142, and temperature control of the heating plate 121 and supporting plate 141.


Next, an explanation will be given of a processing method performed in the pre-baking unit (PAB) arranged as described above, with reference to the flowchart shown in FIG. 8. This explanation will be given of a series of steps from the time a coating film is formed on a wafer W by applying a coating liquid, such as resist liquid or BARC chemical solution, to the time the process on the wafer W is finished in the pre-baking unit (PAB).


At first, a coating liquid, such as resist liquid, is applied onto a wafer W to form a coating film thereon in a resist coating unit (COT). Then, this wafer W is transferred to the pre-baking unit (PAB) and loaded into the casing 110 (Step 1). Then, the wafer W is transferred to the aging sub-unit (substrate supporting section) 140 and is placed on the proximity pins 143 of the supporting plate 141 (Step 2).


At this time, as shown in FIG. 9A, the wafer W is placed on the lifter pins 130, set at the upper position, of the heating plate 121, and then the supporting plate 141 is moved to a position above the heating plate 121. Then, as shown in FIG. 9B, the lifter pins 130 is moved down to place the wafer W on the proximity pins 143 of the supporting plate 141. Then, as shown in FIG. 9C, the supporting plate 141 supporting the wafer W is moved to the original position.


In this state, the wafer W supported on the supporting plate 141 is subjected to an aging process (Step 3). The aging process is performed for adjusting the distribution of a predetermined component in the coating film before the baking process is performed by the heating sub-unit 120, i.e., before the process for baking and curing the coating film formed on the wafer W is performed. Accordingly, the aging process is performed at a temperature lower than that for baking and curing the coating film, (i.e., at a preparatory temperature lower than the lower limit of temperature for baking and curing the coating film).


This aging process will be explained in detail with reference to the schematic views shown in FIGS. 10 to 13.


As shown in FIG. 10, immediately after a coating film is formed on a wafer W, a predetermined component 151 is essentially uniformly dispersed in the coating film 150, and thus the composition distribution is essentially uniform. However, when wafers W are loaded into the pre-baking unit (PAB), the distribution of the predetermined component in the coating film in a semi-dried state may differ among the wafers.


Such fluctuations in the distribution of a predetermined component are caused due to different time lengths of wafers from the time each wafer is coated with a coating liquid to the time it is loaded into the pre-baking unit (PAB). Specifically, in the resist coating/developing system, the main wafer transfer unit is used for sequentially transferring a plurality of wafers to and from a plurality of processing units in accordance with the order of processes. In this case, the wafers suffer differences in, e.g., waiting time for the respective processing units, depending on the busyness of the transfer unit, so the wafers have different time lengths from the time each wafer is coated with a coating liquid to the time it is loaded into the pre-baking unit (PAB). Where such differences are caused in transfer time length, the wafers come to have the following conditions in accordance with the transfer time length being shorter or longer. Specifically, in a wafer with a shorter transfer time length, as shown in FIG. 11A, the predetermined component 151 in the coating film 150 has rarely migrated, so the distribution remains essentially the same as that shown in FIG. 10, i.e., the composition distribution is uniform. On the other hand, in a wafer with a longer transfer time length, as shown in FIG. 11B, the predetermined component 151 in the coating film 150 has greatly migrated during transfer, so the predetermined component 151 are localized. Consequently, the distribution of a predetermined component in the coating film fluctuates among wafers. In this respect, the pre-baking process carries over such distribution of a predetermined component as it is, and the distribution of a predetermined component thereby still fluctuations among wafers even after the coating film is baked and cured. In recent years, since circuit patterns used for semiconductor devices have become drastically smaller, such fluctuations in the distribution of a predetermined component among wafers, remaining after the coating film is baked and cured, can make the line width (CD) unequal among the wafers.


According to this embodiment, as described above, the pre-baking unit (PAB) is provided with the aging sub-unit 140, which is used, prior to a process for baking and curing a coating film, to perform an aging process, i.e., Step 3, at a temperature lower than that for baking and curing the coating film. This process is conceived to cause all wafers to have a state shown in FIG. 12, in which the predetermined component 151 is localized and fixed in the coating film 150, without depending on the transfer time length of the wafers. Consequently, after a heat process (baking process) is performed to bake and cure the coating film, as described later, the distribution of the predetermined component is constant among the wafers, thereby suppressing fluctuations in the line width (CD) among the wafers.


The temperature of the aging process can be suitably set in accordance with the property of a component that tends to suffer fluctuations in distribution, as long as the temperature is lower than that for baking and curing the coating film. Further, in general, to bake and cure a coating film means to cause a hardening or cross-linking reaction in the coating film. Accordingly, the temperature of the aging process is preferably set to be lower than temperature for causing a hardening or cross-linking reaction in the coating film, and is preferably set to 70 to 100° C., specifically. Room temperature may be adequately usable as the aging temperature, depending on the type of a coating liquid. However, where heating by the supporting plate 141 is used, the aging time can be shortened, thereby improving the throughput, as compared to an aging process using room temperature.


The time length of the aging process can also be suitably set in accordance with the type of a coating liquid, as long as the time length is sufficient to bring about a desired distribution state of a predetermined component. For example, an experiment may be conducted in advance to obtain a time length for attaining a desired distribution state of a predetermined component in every type of a coating liquid, so that the aging process can be performed for the time length thus obtained.


After the aging process is performed, the wafer W is transferred to the heating sub-unit (heat processing section) 120 (Step 4). In this Step 4, the supporting plate 141 is moved by the driving mechanism 142 to a position above the heating plate 121 of the heating sub-unit 120. Then, the lifter pins 130 of the heating plate 121 are moved up to receive the wafer W by the lifter pins 130. Then, the lifter pins 130 is moved down to place the wafer W on the proximity pins 126 on the surface of the heating plate 121. In this state, the wafer W is subjected to a heat process (pre-baking process) (Step 5). The heating plate 121 has been heated to a predetermined temperature in advance, so the heat process is started when the wafer W is placed on the proximity pins 126. The heat process of this Step 5 is performed at a temperature for baking and curing the coating film 150 (i.e., a temperature not lower than the lower limit of temperature for baking and curing the coating film). In general, to bake and cure a coating film means to cause a hardening or cross-linking reaction in the coating film, so this heat process is preferably performed at a temperature for hardening or cross-linking the coating film. The temperature used at this time is exemplified by 110 to 130° C. for a resist film treated as the coating film, or by 190 to 210° C. for a BARC film treated as the coating film. With this heat process, as shown in FIG. 13, the predetermined component 151 in the coating film 150 is fixed with the distribution formed by the aging process, so a constant distribution is obtained among wafers.


After the heat process is finished, the wafer W is unloaded by the main wafer transfer unit from the pre-baking unit (PAB) through the transfer port (not shown) (Step 6).


Next, an explanation will be given of another example of a processing method performed in the pre-baking unit (PAB), with reference to the flowchart shown in FIG. 14.


In the processing method described above, all wafers are subjected to an aging process in the aging sub-unit 140 to adjust the distribution of a predetermined component, and then to a baking process in the heating sub-unit 120. However, when a wafer is loaded into the pre-baking unit (PAB), a sufficiently long time may have elapsed since a coating liquid was applied onto the wafer. In this case, the wafer already has a desired distribution state of the predetermined component, and thus does not require the aging process. In light of this fact, according to this embodiment, the aging process is performed only on wafers that require the aging process to adjust the distribution of the predetermined component. This method will be explained in detail.


At first, as in the former method, a coating liquid, such as resist liquid, is applied onto a wafer W to form a coating film thereon in a resist coating unit (COT). Then, this wafer W is transferred to the pre-baking unit (PAB) and loaded into the casing 110 (Step 11).


Then, the ID or the like of the wafer W loaded into the casing 110 is read out for the unit controller 111 to grasp the time length elapsed since the coating liquid was applied onto the wafer W (Step 12). Then, this time length is compared with a predetermined time length preset in the unit controller 111 to judge whether or not the predetermined time length has elapsed on the wafer W (Step 13). This predetermined time length can be preset by use of an experiment performed to obtain a time length from the time the coating liquid is applied onto a wafer W to the time the predetermined component is localized, as shown in FIG. 11B. Consequently, it is possible to determine whether the wafer loaded into the casing 110 is in the state shown in FIG. 11A or in the state shown in FIG. 11B, as described above.


If it is judged in Step 13 that the predetermined time has not yet elapsed (a first state), this wafer W is transferred to the aging sub-unit (substrate supporting section) 140 and is placed on the proximity pins 143 of the supporting plate 141 (Step 14). At this time, the procedures shown in FIGS. 9A to 9C described above may be used. In this state, the wafer W supported on the supporting plate 141 is subjected to an aging process (Step 15). This aging process is performed, as in the former method.


After the aging process is performed, the wafer W is transferred to the heating sub-unit (heat processing section) 120 (Step 16). In this Step 16, the wafer W is placed on the proximity pins 126 on the surface of the heating plate 121 by the same operation as in Step 4. In this state, the wafer W is subjected to a heat process (pre-baking process) (Step 17). The heating plate 121 has been heated to a predetermined temperature in advance, so the heat process is started when the wafer W is placed on the proximity pins 126. After the heat process is finished, the wafer W is unloaded by the main wafer transfer unit from the pre-baking unit (PAB) through the transfer port (not shown) (Step 18).


On the other hand, if it is judged in Step 13 that the predetermined time has already elapsed (a second state), this wafer W is processed by the steps from Step 16. Specifically, the wafer W is transferred to the heating sub-unit (heat processing section) 120 (Step 16), and is subjected to a heat process (pre-baking process) (Step 17). Thereafter, the wafer W is unloaded from the pre-baking unit (PAB) through the transfer port (Step 18).


According to this method, the aging process is not performed on wafers that have a state where the predetermined component is localized, as shown in FIG. 11B described above, and thus do not require the aging process. Consequently, this method can shorten the total pre-baking time, thereby improving the throughput, as compared to the former method.


According to the embodiments of the present invention described above, a substrate with a coating film formed thereon is held at a preparatory temperature lower than the lower limit of temperature for baking and curing the coating film, to adjust the distribution of a predetermined component, for example, to positively localize the predetermined component. Then, the substrate is subjected to a heat process at a temperature not lower than the lower limit of temperature. With this arrangement, the distribution of the predetermined component becomes constant among the substrates before the heat process, without depending on the time length from formation of the coating film. Consequently, the distribution of the predetermined component remains constant among the substrates, after the heat process is performed to bake and cure the coating film. It follows that, even where the substrates suffer differences in transfer time length, it is possible to suppress fluctuations in the line width among the substrates.


Further, it may be arranged to distinguish substrates from each other in accordance with a first state and a second state where the elapsed time length since formation of the coating film is shorter and not shorter, respectively, than a predetermined time length. In this case, a substrate having the second state is directly subjected to a heat process at a temperature not lower than the lower limit of temperature, without being held at a temperature lower than the lower limit of temperature. This arrangement provides an additional effect of shortening the process time, thereby further improving the throughput, as compared to a case where all the substrates are held at a temperature lower than that for baking and curing the coating film without grasping the elapsed time.


The present invention is not limited to the embodiments described above, and it may be modified in various manners. For example, in the embodiments described above, the coating film is exemplified by a resist film or BARC film, but the coating film may be another film. In the embodiments described above, the heating sub-unit (heat processing section) and aging sub-unit (substrate supporting section) are integrated in one unit, but they may be disposed as separate units. The process space may be set in an atmosphere of N2 or the like, or vacuum or pressure-decreased state, to perform a heat process. In the embodiments described above, the target substrate is exemplified by a wafer, but the target substrate may be another substrate, such as a substrate for flat panel displays (FPD).


Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details and representative embodiments shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.

Claims
  • 1. A substrate processing apparatus for performing a heat process on a plurality of substrates each with a coating film formed thereon to bake and cure the coating film, while sequentially transferring the substrates, the apparatus comprising: a substrate supporting section configured to hold each substrate, with the coating film formed thereon, at a preparatory temperature lower than a lower limit of temperature for baking and curing the coating film, to adjust distribution of a predetermined component in the coating film;a heat processing section configured to subject each substrate, with the coating film formed thereon, to a heat process at a temperature not lower than the lower limit of temperature;a transfer mechanism configured to transfer each substrate, with the coating film formed thereon, from the substrate supporting section to the heat processing section; anda control section configured to execute control for distinguishing the substrates from each other in accordance with a first state and a second state where an elapsed time length since formation of the coating film is shorter and not shorter, respectively, than a predetermined time length,holding each substrate having the first state at the preparatory temperature by the heat processing section, and then subjecting the substrate having the first state to a heat process at a temperature not lower than the lower limit of temperature, andsubjecting each substrate having the second state to a heat process by the heat processing section at a temperature not lower than the lower limit of temperature, without holding the substrate having the second state at the substrate supporting section.
  • 2. The substrate processing apparatus according to claim 1, wherein the substrate supporting section is configured to localize the predetermined component in the coating film.
  • 3. The substrate processing apparatus according to claim 1, wherein the substrate supporting section includes a supporting plate configured to support each substrate thereon, and the heat processing section includes a heating plate configured to heat each substrate thereon, while the supporting plate and the heating plate are disposed in one casing.
  • 4. The substrate processing apparatus according to claim 3, wherein the transfer mechanism is configured to move the supporting plate with each substrate supported thereon to a position above the heating plate, and then transfer the substrate to the heating plate.
  • 5. The substrate processing apparatus according to claim 1, wherein the substrate supporting section and the heat processing section are disposed as separate units.
  • 6. The substrate processing apparatus according to claim 1, wherein the preparatory temperature, at which each substrate is held by the substrate supporting section, is within a range of 70 to 100° C.
  • 7. The substrate processing apparatus according to claim 1, wherein the temperature not lower than the lower limit of temperature, at which each substrate is subjected to the heat process by the heat processing section, is a temperature for hardening or cross-linking the coating film.
Priority Claims (1)
Number Date Country Kind
2006-174695 Jun 2006 JP national
US Referenced Citations (359)
Number Name Date Kind
2848819 Schoenfeld, Jr. Aug 1958 A
3151950 Newman et al. Oct 1964 A
3491457 Hankin et al. Jan 1970 A
3529360 Moustafellos et al. Sep 1970 A
3561130 Galitz Feb 1971 A
3609876 Bachrach et al. Oct 1971 A
3634947 Furgal Jan 1972 A
3650042 Boerger et al. Mar 1972 A
3703772 McHugh et al. Nov 1972 A
3710450 Figiel Jan 1973 A
3740859 Patton et al. Jun 1973 A
3747223 Faulhaber Jul 1973 A
3851402 Turnbull et al. Dec 1974 A
3931684 Turnbull et al. Jan 1976 A
4143468 Novotny et al. Mar 1979 A
4150494 Rothchild Apr 1979 A
4194297 Pfahl, Jr. Mar 1980 A
4438685 Haas et al. Mar 1984 A
4455762 Saeman Jun 1984 A
4458427 Akeret Jul 1984 A
4458428 Saeman Jul 1984 A
4492041 Mansour Jan 1985 A
4507078 Tam et al. Mar 1985 A
4532719 Davies et al. Aug 1985 A
4545136 Izu et al. Oct 1985 A
4546553 Best Oct 1985 A
4563617 Davidson Jan 1986 A
4567675 Rennie Feb 1986 A
4768291 Palmer Sep 1988 A
4785552 Best Nov 1988 A
4796562 Brors et al. Jan 1989 A
4811493 Burgio, Jr. Mar 1989 A
4841645 Bettcher et al. Jun 1989 A
4872270 Fronheiser et al. Oct 1989 A
4967486 Doelling Nov 1990 A
5001845 Norz et al. Mar 1991 A
5010659 Treleven Apr 1991 A
5048198 Burgio, Jr. Sep 1991 A
5054210 Schumacher et al. Oct 1991 A
5079854 Hammond et al. Jan 1992 A
5081773 Brusati et al. Jan 1992 A
5090134 Russemeyer et al. Feb 1992 A
5119570 Russemeyer et al. Jun 1992 A
5167078 Bolde et al. Dec 1992 A
5174045 Thompson et al. Dec 1992 A
5210959 Brestovansky et al. May 1993 A
5226241 Goodwin Jul 1993 A
5228206 Grant et al. Jul 1993 A
5279045 Odashima et al. Jan 1994 A
5291668 Becker et al. Mar 1994 A
5321896 Brownewell et al. Jun 1994 A
5325601 Brownewell et al. Jul 1994 A
5357687 Swain Oct 1994 A
5369891 Kamikawa Dec 1994 A
5371950 Schumacher Dec 1994 A
5394622 Evans et al. Mar 1995 A
5418136 Miller et al. May 1995 A
5433020 Leech, Jr. Jul 1995 A
5459944 Tatsutani et al. Oct 1995 A
5468606 Bogart et al. Nov 1995 A
5482830 Bogart et al. Jan 1996 A
5494829 Sandstrom et al. Feb 1996 A
5526578 Iyer Jun 1996 A
5541057 Bogart et al. Jul 1996 A
5548907 Gourdine Aug 1996 A
5550063 Bogart Aug 1996 A
5552272 Bogart Sep 1996 A
5581905 Huelsman et al. Dec 1996 A
5597460 Reynolds Jan 1997 A
5620560 Akimoto et al. Apr 1997 A
5621983 Lundemann et al. Apr 1997 A
5629214 Crosby May 1997 A
5631171 Sandstrom et al. May 1997 A
5639671 Bogart et al. Jun 1997 A
5653045 Ferrell Aug 1997 A
5675911 Moser Oct 1997 A
5685086 Ferrell Nov 1997 A
5694701 Huelsman et al. Dec 1997 A
5713138 Rudd Feb 1998 A
5737851 Novak et al. Apr 1998 A
5813133 Munter et al. Sep 1998 A
5869272 Bogart et al. Feb 1999 A
5881476 Strobush et al. Mar 1999 A
5901462 Rudd May 1999 A
5937536 Kieselbach et al. Aug 1999 A
5953828 Hillman Sep 1999 A
5953833 Rudd Sep 1999 A
5955377 Maul et al. Sep 1999 A
5956605 Akram et al. Sep 1999 A
5960555 Deaton et al. Oct 1999 A
5974682 Akimoto Nov 1999 A
5974687 Gante et al. Nov 1999 A
5974689 Ferrell et al. Nov 1999 A
6035548 Rae Mar 2000 A
6058625 Kieselbach et al. May 2000 A
6088931 Aylor et al. Jul 2000 A
6108935 Dodson Aug 2000 A
6119366 Ferrell et al. Sep 2000 A
6122837 Olesen et al. Sep 2000 A
6134808 Yapel et al. Oct 2000 A
6151794 Wu Nov 2000 A
6158146 Kieselbach et al. Dec 2000 A
6161300 Kim Dec 2000 A
6161304 Iaccino et al. Dec 2000 A
6212789 Kato et al. Apr 2001 B1
6217721 Xu et al. Apr 2001 B1
6243969 Yeazell Jun 2001 B1
6256903 Rudd Jul 2001 B1
6256904 Kolb et al. Jul 2001 B1
6279249 Dao et al. Aug 2001 B1
6286231 Bergman et al. Sep 2001 B1
6313448 Johnson Nov 2001 B1
6357142 Bergman et al. Mar 2002 B1
6374512 Guo et al. Apr 2002 B1
6381870 Kohlman et al. May 2002 B1
6381873 Peremychtchev et al. May 2002 B1
6397488 Brinkly Jun 2002 B1
6412190 Smith Jul 2002 B1
6413871 M'Saad et al. Jul 2002 B2
6430841 Borkowski et al. Aug 2002 B1
6438867 Teich et al. Aug 2002 B1
6446355 Jones et al. Sep 2002 B1
6477786 Jones et al. Nov 2002 B1
6509070 Voevodin et al. Jan 2003 B1
6519869 Peng Feb 2003 B2
6528894 Akram et al. Mar 2003 B1
6543156 Bergman et al. Apr 2003 B2
6553689 Jain et al. Apr 2003 B2
6564472 Dodson May 2003 B1
6564474 Nagashima May 2003 B2
6606802 Sandhu et al. Aug 2003 B2
6615510 Jones et al. Sep 2003 B2
6647642 Kamikawa et al. Nov 2003 B2
6651357 Bria et al. Nov 2003 B2
6655040 Whipple Dec 2003 B2
6658760 Kohlman et al. Dec 2003 B2
6660680 Hampden-Smith et al. Dec 2003 B1
6665952 Nagashima Dec 2003 B2
6681497 Bria et al. Jan 2004 B2
RE38412 Munter et al. Feb 2004 E
6701637 Lindsay et al. Mar 2004 B2
6729041 Shindo et al. May 2004 B2
6742279 Lubomirsky et al. Jun 2004 B2
6745494 Bergman et al. Jun 2004 B2
6753108 Hampden-Smith et al. Jun 2004 B1
6763608 Dao et al. Jul 2004 B2
6796054 Minami et al. Sep 2004 B2
6826849 Millonzi Dec 2004 B1
6830631 Nenyei et al. Dec 2004 B2
6848198 Yamaguchi Feb 2005 B2
6849308 Speakman et al. Feb 2005 B1
6868623 Bjornberg Mar 2005 B2
6871418 Raychaudhuri et al. Mar 2005 B2
6877247 DeMoore Apr 2005 B1
6884298 Kitano et al. Apr 2005 B2
6889447 Lee et al. May 2005 B2
6911412 Hampden-Smith et al. Jun 2005 B2
6915592 Guenther Jul 2005 B2
6922910 Tsuji et al. Aug 2005 B2
6952889 Yoo Oct 2005 B2
6959502 Nakamura et al. Nov 2005 B2
6967183 Hampden-Smith et al. Nov 2005 B2
6972249 Akram et al. Dec 2005 B2
6986214 Minami et al. Jan 2006 B2
6991754 Hampden-Smith et al. Jan 2006 B2
7020981 Shero et al. Apr 2006 B2
7024798 Minami et al. Apr 2006 B2
7032324 Kolb et al. Apr 2006 B2
7055263 Wu et al. Jun 2006 B2
7066976 Hampden-Smith et al. Jun 2006 B2
7086175 Sasaki et al. Aug 2006 B2
7087341 Hampden-Smith et al. Aug 2006 B2
7100302 Kolb et al. Sep 2006 B2
7103990 Ohmi et al. Sep 2006 B2
7138159 Hampden-Smith et al. Nov 2006 B2
7138354 Hampden-Smith et al. Nov 2006 B2
7141528 Hampden-Smith et al. Nov 2006 B2
7143528 Kolb Dec 2006 B2
7146744 Kobayashi Dec 2006 B2
7207123 Tanahashi et al. Apr 2007 B2
7211345 Hampden-Smith et al. May 2007 B2
7213347 Long May 2007 B2
7225560 Govek et al. Jun 2007 B2
7225561 Louw et al. Jun 2007 B2
7255954 Hampden-Smith et al. Aug 2007 B2
7303387 Hutchinson et al. Dec 2007 B2
7304715 Cadee et al. Dec 2007 B2
7343698 Sugimoto et al. Mar 2008 B2
7353623 Asuke Apr 2008 B2
7363729 Tanaka et al. Apr 2008 B2
7367138 Sogard May 2008 B2
7371698 Moriya et al. May 2008 B2
7409777 Shiveley Aug 2008 B2
7433636 Teschendorf et al. Oct 2008 B2
7449718 Nishi et al. Nov 2008 B2
7464486 Kubodera et al. Dec 2008 B2
7479456 Buchberger et al. Jan 2009 B2
7484315 Suzuki et al. Feb 2009 B2
7501306 Nishi et al. Mar 2009 B2
7526878 Sonobe et al. May 2009 B2
7545336 Naito Jun 2009 B2
7550117 Alward et al. Jun 2009 B2
7572416 Alward et al. Aug 2009 B2
7578668 Hutchinson et al. Aug 2009 B2
7625198 Lipson et al. Dec 2009 B2
7644512 Liu et al. Jan 2010 B1
7654010 Moriya et al. Feb 2010 B2
7665227 Wright et al. Feb 2010 B2
7681521 Nishibayashi Mar 2010 B2
7685738 Jones Mar 2010 B2
7717697 Hutchinson et al. May 2010 B2
7722687 Hampden-Smith et al. May 2010 B2
7727809 Ito et al. Jun 2010 B2
7785544 Alward et al. Aug 2010 B2
20010005944 Dao et al. Jul 2001 A1
20010007174 Hashizume et al. Jul 2001 A1
20010033900 M'Saad et al. Oct 2001 A1
20020004994 Rudd Jan 2002 A1
20020004995 France et al. Jan 2002 A1
20020008034 Chen et al. Jan 2002 A1
20020026729 Bergman et al. Mar 2002 A1
20020056206 Pace et al. May 2002 A1
20020073576 Kamikawa et al. Jun 2002 A1
20020092198 Bria et al. Jul 2002 A1
20020095816 Bergman et al. Jul 2002 A1
20020095818 Jain et al. Jul 2002 A1
20020096508 Weaver et al. Jul 2002 A1
20020100185 Sitz et al. Aug 2002 A1
20020107140 Hampden-Smith et al. Aug 2002 A1
20020112365 Kohlman et al. Aug 2002 A1
20020132052 Kumar et al. Sep 2002 A1
20020152630 Lindsay et al. Oct 2002 A1
20020170202 Peng Nov 2002 A1
20030000102 Jones et al. Jan 2003 A1
20030013606 Hampden-Smith et al. Jan 2003 A1
20030049517 Hampden-Smith et al. Mar 2003 A1
20030054218 Hampden-Smith et al. Mar 2003 A1
20030064265 Hampden-Smith et al. Apr 2003 A1
20030088995 Bergman et al. May 2003 A1
20030101613 Sandhu et al. Jun 2003 A1
20030118884 Hampden-Smith et al. Jun 2003 A1
20030126758 Whipple Jul 2003 A1
20030130114 Hampden-Smith et al. Jul 2003 A1
20030131494 Lubomirsky et al. Jul 2003 A1
20030137062 Akram et al. Jul 2003 A1
20030144134 Hampden-Smith et al. Jul 2003 A1
20030172542 Minami et al. Sep 2003 A1
20030181321 Hampden-Smith et al. Sep 2003 A1
20030198849 Hampden-Smith et al. Oct 2003 A1
20030230003 Miller et al. Dec 2003 A1
20030233764 Lee et al. Dec 2003 A1
20030233768 Kaeppeler Dec 2003 A1
20040025370 Guenther Feb 2004 A1
20040031693 Chen et al. Feb 2004 A1
20040045184 Takeshita et al. Mar 2004 A1
20040045187 Curry et al. Mar 2004 A1
20040047993 Kumar et al. Mar 2004 A1
20040055177 Tsuji et al. Mar 2004 A1
20040083621 Yoo May 2004 A1
20040118013 Kohlman et al. Jun 2004 A1
20040128856 Bjornberg Jul 2004 A1
20040159005 Olander Aug 2004 A1
20040171480 Hampden-Smith et al. Sep 2004 A1
20040173948 Pandelisev Sep 2004 A1
20040187344 Yamaguchi Sep 2004 A1
20040194340 Kobayashi Oct 2004 A1
20040216324 Nakamura et al. Nov 2004 A1
20040216325 Minami et al. Nov 2004 A1
20040221475 Theriault Nov 2004 A1
20040231185 Kolb Nov 2004 A1
20040231186 Kolb et al. Nov 2004 A1
20040237331 Sarfaty et al. Dec 2004 A1
20050042151 Alward et al. Feb 2005 A1
20050056842 Nishi et al. Mar 2005 A1
20050076532 Ward et al. Apr 2005 A1
20050086822 Frisner et al. Apr 2005 A1
20050086825 Sasaki et al. Apr 2005 A1
20050108892 Wu et al. May 2005 A1
20050126030 Ohmi et al. Jun 2005 A1
20050141928 Teschendorf et al. Jun 2005 A1
20050160619 Minami et al. Jul 2005 A1
20050183283 Evanyk et al. Aug 2005 A1
20050229427 Sugimoto et al. Oct 2005 A1
20050241176 Shero et al. Nov 2005 A1
20050241177 Kolb et al. Nov 2005 A1
20050246918 Tanahashi et al. Nov 2005 A1
20050283993 Wu et al. Dec 2005 A1
20060005420 Deguchi et al. Jan 2006 A1
20060032072 Yamaga et al. Feb 2006 A1
20060032079 Zhang et al. Feb 2006 A1
20060033892 Cadee et al. Feb 2006 A1
20060033898 Cadee et al. Feb 2006 A1
20060043065 Buchberger et al. Mar 2006 A1
20060051451 Hutchinson et al. Mar 2006 A1
20060059705 Wang et al. Mar 2006 A1
20060137213 Asuke Jun 2006 A1
20060156978 Lipson et al. Jul 2006 A1
20060160250 Bonassar et al. Jul 2006 A1
20060168839 Lee et al. Aug 2006 A1
20060174508 Govek et al. Aug 2006 A1
20060179680 Miller et al. Aug 2006 A1
20060191160 Miller et al. Aug 2006 A1
20060201017 Ellis et al. Sep 2006 A1
20060201018 McKay et al. Sep 2006 A1
20060213077 Tanaka et al. Sep 2006 A1
20060236559 Mori Oct 2006 A1
20060247122 Hampden-Smith et al. Nov 2006 A1
20060267853 Naito Nov 2006 A1
20060270082 Moriya et al. Nov 2006 A1
20060272174 Hartig Dec 2006 A1
20070015302 Nishi et al. Jan 2007 A1
20070068035 Theriault Mar 2007 A1
20070079525 Sogard Apr 2007 A1
20070107254 Kolb May 2007 A1
20070108668 Hutchinson et al. May 2007 A1
20070169373 Aoki et al. Jul 2007 A1
20070175062 Toshima et al. Aug 2007 A1
20070183184 Nakamura et al. Aug 2007 A1
20070193056 Switalski Aug 2007 A1
20070193062 Moriya et al. Aug 2007 A1
20070199204 Knight et al. Aug 2007 A1
20070209226 Coon Sep 2007 A1
20070227034 Ogawa et al. Oct 2007 A1
20070245591 Gens et al. Oct 2007 A1
20070271808 Wang et al. Nov 2007 A9
20070278420 Molhave Dec 2007 A1
20070295973 Jinbo et al. Dec 2007 A1
20070298188 Otsuka et al. Dec 2007 A1
20080016714 Kaneyama et al. Jan 2008 A1
20080090341 Tanaka et al. Apr 2008 A1
20080104861 Yahiro May 2008 A1
20080112865 Alward et al. May 2008 A1
20080113257 Hampden-Smith et al. May 2008 A1
20080138455 Hutchinson et al. Jun 2008 A1
20080141556 Sorabji et al. Jun 2008 A1
20080153039 Akimoto Jun 2008 A1
20080171650 Alward et al. Jul 2008 A1
20080172903 Shimoda et al. Jul 2008 A1
20080184584 Sogard Aug 2008 A1
20080201980 Bullinger et al. Aug 2008 A1
20080307668 Watterodt et al. Dec 2008 A1
20090001469 Yoshida et al. Jan 2009 A1
20090050941 Yamazaki et al. Feb 2009 A1
20090077825 Toofan et al. Mar 2009 A1
20090078970 Yamazaki et al. Mar 2009 A1
20090079000 Yamazaki et al. Mar 2009 A1
20090098674 Yamazaki et al. Apr 2009 A1
20090098710 Yamazaki Apr 2009 A1
20090114926 Yamazaki May 2009 A1
20090115028 Shimomura et al. May 2009 A1
20090139781 Straubel Jun 2009 A1
20090181552 Shimomura et al. Jul 2009 A1
20090199425 Taylor Aug 2009 A1
20090212285 Nishi et al. Aug 2009 A1
20090223079 Myong Sep 2009 A1
20090274602 Alward et al. Nov 2009 A1
20090289340 Yamazaki et al. Nov 2009 A1
20090300939 Kennedy et al. Dec 2009 A1
20100072611 Oikawa et al. Mar 2010 A1
Foreign Referenced Citations (38)
Number Date Country
845802 Jun 1998 EP
56121040 Sep 1981 JP
58009052 Jan 1983 JP
59071331 Apr 1984 JP
59077469 May 1984 JP
61052653 Mar 1986 JP
61135790 Jun 1986 JP
63014125 Jan 1988 JP
02139990 May 1990 JP
03006367 Jan 1991 JP
04307446 Oct 1992 JP
05054455 Mar 1993 JP
05257145 Oct 1993 JP
06117993 Apr 1994 JP
06151678 May 1994 JP
07314917 Dec 1995 JP
08112925 May 1996 JP
9-15572 Jan 1997 JP
10280182 Oct 1998 JP
11086366 Mar 1999 JP
11169774 Jun 1999 JP
2000019146 Jan 2000 JP
2000169157 Jun 2000 JP
2000183252 Jun 2000 JP
2000277816 Oct 2000 JP
2000353650 Dec 2000 JP
2001015502 Jan 2001 JP
2001153564 Jun 2001 JP
2003-258076 Sep 2003 JP
2004333591 Nov 2004 JP
2006255679 Sep 2006 JP
2007035935 Feb 2007 JP
2007123541 May 2007 JP
2008098535 Apr 2008 JP
2009139609 Jun 2009 JP
2010029773 Feb 2010 JP
WO 9939908 Aug 1999 WO
WO 02070957 Sep 2002 WO
Related Publications (1)
Number Date Country
20070298188 A1 Dec 2007 US