Thermal compress bonding

Information

  • Patent Grant
  • 8556158
  • Patent Number
    8,556,158
  • Date Filed
    Tuesday, January 15, 2013
    11 years ago
  • Date Issued
    Tuesday, October 15, 2013
    11 years ago
Abstract
A method includes providing a substrate carrier including work piece holders, and placing a first plurality of work pieces into the work piece holders. A second plurality of work pieces is picked up and placed, with each of the second plurality of work pieces being placed on one of the first plurality of work pieces. Solder bumps between the first and the second plurality of work pieces are then reflowed to simultaneously bond the first and the second plurality of work pieces together.
Description
TECHNICAL FIELD

This disclosure relates generally to integrated circuit manufacturing processes, and more particularly to thermal compress bonding.


BACKGROUND

Integrated circuits are formed on semiconductor wafers, which are then sawed into semiconductor chips. The semiconductor chips are then bonded onto package substrates. FIGS. 1 through 3 illustrate cross-sectional views of intermediate stages in a conventional bonding process. Referring to FIG. 1, package substrate 100 is provided, and bond pads 108 are at the surface of package substrate 100. Chip 102 is picked up and flipped over, with solder bumps 104 at a surface of chip 102 facing down. Flux 106 is also applied on solder bumps 104.


Next, as shown in FIG. 2, chip 102 is placed on package substrate 100, with solder bumps 104 being placed against bond pads 108. Package substrate 100 and chip 102 then go through a reflow process, during which package substrate 100 and chip 102, and solder bumps 104 are heated. The resulting bonded structure is shown in FIG. 3. Due to the weight of chip 102 and solder bumps 104, solder bumps 104, when melted, are collapsed, and width W1 of solder bumps 104 increases.


One of the problems found in the conventional bond structures is that cracking often occurs in solder bumps 104 after the bonding process, particularly near wherein solder bumps 104 join solder resists 112 and passivation layer (or polyimide layer) 114. In addition, due to the increase in width W1 of solder bumps 104, the spacing between neighboring solder bumps 104 decreases, causing greater risk of shorting bumps 104 to each other.


SUMMARY

In accordance with one aspect, a method includes providing a substrate carrier including work piece holders, and placing a first plurality of work pieces into the work piece holders. A second plurality of work pieces is picked up and placed, with each of the second plurality of work pieces being placed on one of the first plurality of work pieces. Solder bumps between the first and the second plurality of work pieces are then reflowed to simultaneously bond the first and the second plurality of work pieces together.


Other embodiments are also disclosed.





BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the embodiments, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:



FIGS. 1 through 3 illustrate cross-sectional views of intermediate stages in a conventional bonding process;



FIG. 4A illustrates a top view of a substrate carrier; and



FIGS. 4B through 7 illustrate cross-sectional views of intermediate stages in a thermal compress bonding (TCB) process in accordance with various embodiments.





DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

The making and using of the embodiments of the disclosure are discussed in detail below. It should be appreciated, however, that the embodiments provide many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative, and do not limit the scope of the disclosure.


A novel thermal compression bonding (TCB) process is provided. The intermediate stages of manufacturing various embodiments are illustrated. Throughout the various views and illustrative embodiments, like reference numbers are used to designate like elements.



FIGS. 4A and 4B illustrate a top view and a cross-sectional view, respectively, of substrate carrier 20. Substrate carrier 20 includes a plurality of work piece holders 22, which may be arranged as an array having rows and columns. As shown in FIG. 4B, work piece holders 22 may be holes having the size of work pieces 26 (not shown in FIGS. 4A and 4B, please refer to FIG. 5) that will be placed therein. In an embodiment, heater 24 is placed under, or built in, substrate carrier 20 for heating the work pieces placed in work piece holders 22. In alternative embodiments, substrate carrier 20 includes no heater.


Referring to FIG. 5, work pieces 26 are placed into work piece holders 22. In an embodiment, work pieces 26 are package substrates or interposers, which do not have active devices such as transistors therein. In alternative embodiments, work pieces 26 are device dies having active devices such as transistors (not shown) therein. Metal bumps 28 are formed on top surfaces of work pieces 26. In an embodiment, all work piece holders 22 are filled with work pieces 26. Alternatively, a part, by not all, of work pieces holders 22 is filled.


Next, as shown in FIGS. 6A and 6B, work pieces 30 are picked up and placed onto work pieces 26. Metal bumps 32 at bottom surfaces of work pieces 30 are in contact with metal bumps 28. Work pieces 30 may be device dies (chips) comprising active devices (not shown), which may be transistors. Alternatively, work pieces 30 may be interposers, package substrates, or the like. In an embodiment, metal bumps 32 are solder bumps, although they can be other type of bumps such as copper bumps. However, at least one, and may be both, of metal bumps 28 and 32 are solder bumps. In the following illustrated exemplary embodiments, metal bumps 28 and 32 are all solder bumps.


Heating tool 36 is placed over and contacting work pieces 30, and may apply a downward force (symbolized by arrow 39) on work pieces 30, so that metal bumps 28 and 32 are pressed against each other to prevent work pieces 30 from slipping. In FIG. 6A, heating tool 36 includes a plurality of heating heads 38. When placed over work pieces 30, each of heating heads 38 is aligned to, and contacts, one of work pieces 30. In FIG. 6B, heating tool 36 includes only one heating head that has a size great enough to contact all of work pieces 30.


Next, as shown in FIG. 7, a bonding is performed. Heating tool 36 heats work pieces 30, and the heat is conducted to, and causing the reflow of, solder bumps 28 and 32. The resulting solder bumps formed of combined solder bumps 28 and 32 are referred to as solder bumps 40. In the embodiment as shown in FIG. 6A, all heating heads 38 are at a same temperature, and hence all of solder bumps 28 and 32 are melted. In the embodiment as shown in FIG. 6B, the surface portions of heating head 38 contacting different work pieces 30 have a substantially uniform temperature, and hence all of solder bumps 28 and 32 are melted substantially simultaneously. During the melting of solder bumps 28 and 32, heating tool 36 (and work pieces 30) may be kept at a fixed level to prevent the melted bumps 28 and 32 from further collapse, which may further cause neighboring bumps 28/32 to short to each other. After the reflow to form solder bumps 40, heating tool 36 applies an upward force, as symbolized by arrow 42, so that heights H of solder bumps 40 are increased, and horizontal sizes W2 of solder bumps 40 are reduced. The application of the upward force may be achieved, for example, by creating a vacuum in heating tool 36 to suck work pieces 30 up, wherein the vacuum may be generated in pipes 31. During the reflow process, heater 24 may have an elevated temperature to heat work pieces 26. Alternatively, heater 24 is not heated. The temperature of heating tool 36 is then lowered until solder bumps 40 solidify. The bonding process is then finished.


In the embodiments shown in FIGS. 4A through 7, all work pieces on substrate carrier 20 are bonded simultaneously. In alternative embodiments, substrate carrier 20 may be divided into a plurality of zones, with each zone including a plurality of work piece holders 22. The plurality of work pieces in a same zone my be bonded simultaneously using essentially the same methods as shown in FIGS. 4A through 7, while the work pieces in different zones may be bonded in different periods of time.


By using the embodiments, the throughput of the bonding process is significantly improved. For example, assuming ten chips are to be bonded to ten package substrates, and only one chip is bonded each time. The picking and placing of each chip takes 2 seconds, and the heating and reflowing of each chip takes 30 seconds. The total time required for bonding all 10 chips will be (2+30)×10, which is 320 seconds. As a comparison, by using the embodiments, although the picking and placing of ten chips still take 20 seconds in total, the heating and reflowing of ten chips only take 30 seconds due to the simultaneously reflowing of all chips. The total time is thus only 50 seconds. If more chips are bonded simultaneously, the improvement in the throughput is more significant. Since the cost of the TCB bonding is very high, the reduction in the cost of the bonding process due to the improved throughput is also significant.


Although the embodiments and their advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the embodiments as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, and composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps. In addition, each claim constitutes a separate embodiment, and the combination of various claims and embodiments are within the scope of the disclosure.

Claims
  • 1. A method comprising: placing a first plurality of work pieces into work piece holders of a substrate carrier;picking up and placing a second plurality of work pieces, with each of the second plurality of work pieces being placed on corresponding ones of the first plurality of work pieces;bringing the first plurality of work pieces in contact with a first heating tool, wherein the first heating tool is integral with the substrate carrier;heating the first plurality of work pieces with the first heating tool;bringing the second plurality of work pieces in contact with a second heating tool and heating the second plurality of work pieces with the second heating tool, the second heating tool being configured to apply a force on the second plurality of work pieces and being different than the first heating tool; andreflowing a first plurality of solder bumps between the first and the second plurality of work pieces to form a second plurality of solder bumps and bond the first and the second plurality of work pieces together.
  • 2. The method of claim 1, wherein the second heating tool comprises a plurality of heating heads.
  • 3. The method of claim 1, wherein the second heating tool comprises a single heating head contacting each of the second plurality of work pieces.
  • 4. The method of claim 1 further comprising: before the step of reflowing, applying a downward force to press the second plurality of work pieces against the first plurality of work pieces;during the step of reflowing, holding the second plurality of work pieces at a fixed level; andafter the first plurality of solder bumps are melted, applying an upward force to the second plurality of work pieces to increase heights of the second plurality of solder bumps before the second plurality solder bumps are solidified.
  • 5. The method of claim 1, wherein the first and the second plurality of work pieces are arranged in an array.
  • 6. The method of claim 1, wherein the first plurality of work pieces fill all work piece holders in the substrate carrier.
  • 7. The method of claim 1, wherein the first plurality of work pieces are package substrates, and the second plurality of work pieces are device dies.
  • 8. The method of claim 1, wherein the first plurality of solder bumps are on the first plurality of work pieces.
  • 9. The method of claim 1, wherein the first plurality of solder bumps are on the second plurality of work pieces.
  • 10. The method of claim 1, wherein at least one of the first and second plurality of work pieces comprises a plurality of metal bumps.
  • 11. A method comprising: placing a first plurality of work pieces into work piece holders of a substrate carrier;picking up and placing a second plurality of work pieces, with each of the second plurality of work pieces being vertically aligned to corresponding ones of the first plurality of work pieces, wherein one of the first and second plurality of work pieces comprises a first plurality of solder bumps;placing a first heating tool in contact with the first plurality of work pieces, the first heating tool being integral with the substrate carrier;placing a second heating tool over and contacting the second plurality of work pieces;heating the first plurality of work pieces using the first heating tool and heating the second plurality of work pieces using the second heating tool to perform a reflow process, wherein the first plurality of solder bumps are melted to form a second plurality of solder bumps; andbefore the second plurality of solder bumps is solidified, simultaneously applying an upward force to the second plurality of work pieces to increase a height of the second plurality of solder bumps.
  • 12. The method of claim 11, wherein the second heating tool comprises a plurality of heating heads.
  • 13. The method of claim 11, wherein the second heating tool comprises a single heating head contacting all of the second plurality of work pieces.
  • 14. The method of claim 11 further comprising, before and during the step of reflowing, applying a downward force to press the second plurality of work pieces toward the first plurality of work pieces.
  • 15. The method of claim 11, wherein the first and the second plurality of work pieces are arranged in an array.
  • 16. The method of claim 11, wherein the first plurality of work pieces fill all work piece holders in the substrate carrier.
  • 17. The method of claim 11, wherein the first plurality of work pieces are package substrates, and the second plurality of work pieces are device dies.
  • 18. The method of claim 11, wherein the other of the first and second plurality of work pieces comprises metal bumps.
  • 19. The method of claim 11, wherein the first plurality of solder bumps are on the first plurality of work pieces.
  • 20. The method of claim 11, wherein the first plurality of solder bumps are on the second plurality of work pieces.
CROSS REFERENCE TO RELATED APPLICATIONS

This application is a divisional of and claims the benefit of U.S. patent application Ser. No. 12/841,858, filed on Jul. 22, 2010, now U.S. Pat. No. 8,381,965, entitled “Thermal Compress Bonding,” which is hereby incorporated herein in its entirety by reference.

US Referenced Citations (92)
Number Name Date Kind
3006067 Anderson et al. Oct 1961 A
3458102 Zanger, Jr. et al. Jul 1969 A
4607779 Burns Aug 1986 A
4763827 Watanabe et al. Aug 1988 A
4865245 Schulte et al. Sep 1989 A
4878611 LoVasco et al. Nov 1989 A
5059559 Takahashi et al. Oct 1991 A
5113581 Hidese May 1992 A
5148968 Schmidt et al. Sep 1992 A
5244142 Nishiguchi et al. Sep 1993 A
5249726 Sato Oct 1993 A
5346857 Scharr et al. Sep 1994 A
5385291 Latta Jan 1995 A
5397423 Bantz et al. Mar 1995 A
5439161 Kawatani et al. Aug 1995 A
5441195 Tustaniwskyj et al. Aug 1995 A
5611481 Akamatsu et al. Mar 1997 A
5632434 Evans et al. May 1997 A
5639696 Liang et al. Jun 1997 A
5698068 Ichikawa et al. Dec 1997 A
5745986 Variot et al. May 1998 A
5769998 Tanzawa et al. Jun 1998 A
5796161 Moon Aug 1998 A
5964396 Brofman et al. Oct 1999 A
5968670 Brofman et al. Oct 1999 A
5975650 Meier et al. Nov 1999 A
5984165 Inoue et al. Nov 1999 A
6131795 Sato Oct 2000 A
6142356 Yamazaki et al. Nov 2000 A
6158650 Holzmann Dec 2000 A
6237832 Chung May 2001 B1
6240634 Kira et al. Jun 2001 B1
6279815 Correia et al. Aug 2001 B1
6283358 Ball Sep 2001 B1
6334566 Ball et al. Jan 2002 B1
6432907 Skold et al. Aug 2002 B1
6501051 Richert et al. Dec 2002 B1
6550665 Parrish et al. Apr 2003 B1
6621157 Wirz et al. Sep 2003 B1
6796481 Yamauchi Sep 2004 B2
6890795 Wong et al. May 2005 B1
6942137 Bolde et al. Sep 2005 B2
7134589 Balon Nov 2006 B2
7165711 Barretto et al. Jan 2007 B2
7235886 Chandran et al. Jun 2007 B1
7257887 Lee Aug 2007 B2
7271497 Joshi et al. Sep 2007 B2
7287685 Farooq et al. Oct 2007 B2
7299965 Sato Nov 2007 B2
7353596 Shida et al. Apr 2008 B2
7370258 Iancu et al. May 2008 B2
7455210 Nagao et al. Nov 2008 B2
7455213 Nishiyama Nov 2008 B2
7569939 Khandekar et al. Aug 2009 B2
7699210 Suh Apr 2010 B2
7703657 Matsumura et al. Apr 2010 B2
7712652 Morita et al. May 2010 B2
7731077 Farooq et al. Jun 2010 B2
7752742 Schweikert et al. Jul 2010 B1
7837083 MacKay et al. Nov 2010 B2
8104666 Hwang et al. Jan 2012 B1
8177862 Hwang et al. May 2012 B2
8317077 Hwang et al. Nov 2012 B2
20020056740 Hayashi May 2002 A1
20020092610 Funaya et al. Jul 2002 A1
20020109000 Rinne Aug 2002 A1
20020140094 Kubota et al. Oct 2002 A1
20030094241 Huang et al. May 2003 A1
20040238595 Nogiwa et al. Dec 2004 A1
20050035182 Mano et al. Feb 2005 A1
20050061856 Maki et al. Mar 2005 A1
20060244128 Hayashi et al. Nov 2006 A1
20060266792 Ko et al. Nov 2006 A1
20070000592 Fares et al. Jan 2007 A1
20070099412 Miyazaki May 2007 A1
20070108594 Ishii May 2007 A1
20070284421 Gillotti et al. Dec 2007 A1
20070287262 Maki et al. Dec 2007 A1
20080035274 Kanisawa Feb 2008 A1
20080085571 Tong et al. Apr 2008 A1
20080158843 So et al. Jul 2008 A1
20080171404 Zakel et al. Jul 2008 A1
20090008800 Nakatani et al. Jan 2009 A1
20090091025 Wong et al. Apr 2009 A1
20090125141 Noda et al. May 2009 A1
20090126188 Sakai et al. May 2009 A1
20090127315 Okita May 2009 A1
20090229853 Fukuda Sep 2009 A1
20100288416 Hamazaki Nov 2010 A1
20120018494 Jang et al. Jan 2012 A1
20120088362 Hwang et al. Apr 2012 A1
20120111922 Hwang et al. May 2012 A1
Foreign Referenced Citations (11)
Number Date Country
02-206138 Aug 1990 JP
04-093041 Mar 1992 JP
04-216640 Aug 1992 JP
05-144870 Jun 1993 JP
07-170094 Jul 1995 JP
08-032296 Feb 1996 JP
10-223693 Aug 1998 JP
2000-100837 Apr 2000 JP
2002-026494 Jan 2002 JP
2003-303856 Oct 2003 JP
2005-190601 Jul 2005 JP
Non-Patent Literature Citations (1)
Entry
“Process for Elongating Semiconductor Device Solder Connection,” TDB-ACC-No. NN84081579; IBM Technical Disclosure Bulletin, vol. 27, No. 3, Aug. 1, 1984, p. 1579.
Related Publications (1)
Number Date Country
20130126591 A1 May 2013 US
Divisions (1)
Number Date Country
Parent 12841858 Jul 2010 US
Child 13742082 US