Thermally enhanced chip scale lead on chip semiconductor package and method of making same

Abstract

A thermally enhanced, chip-scale, Lead-on Chip (“LOC”) semiconductor packages includes a substrate having a plurality of metal lead fingers in it. A semiconductor chip having an active surface with a plurality of ground, power, and signal connection pads thereon is mounted on an upper surface of the substrate in a flip-chip electrical connection with the lead fingers. A plurality of the ground and/or the power connection pads on the chip are located in a central region thereof. Corresponding metal grounding and/or power lands are formed in the substrate at positions corresponding to the centrally located ground and/or power pads on the chip. The ground and power pads on the chip are connected to corresponding ones of the grounding and power lands in the substrate in a flip-chip connection, and a lower surface of the lands is exposed to the environment through a lower surface of the semiconductor package for connection to an external heat sink. The lands can be connected to selected ones of the lead fingers, and/or combined with one another for even greater thermal and electrical conductivity.

Description

BACKGROUND

1. Technical Field

This invention relates to semiconductor packaging in general, and in particular, to making low-cost, thermally enhanced, chip-scale, lead on chip semiconductor packages.

2. Related Art

In a well known type of semiconductor package, the back surface of a semiconductor die, or “chip,” is mounted on a metal die-attach pad contained in a substrate, e.g., a leadframe or laminate, and surrounded by a plurality of metal leads contained therein. A plurality of fine, conductive wires are bonded between metal pads on an “active,” front surface of the chip and the metal leads in the substrate to electrically interconnect the chip and substrate. The die, wire bonds, and portions of the substrate are then encapsulated in a protective plastic body.

The metal die attach pad in the substrate gives the package relatively good thermal performance. However, the wire bonds between the chip and the substrate result in a relatively large package size. In an effort to reduce package size, so-called “Lead-On-Chip” (LOC) packages were developed in which the leads of a leadframe substrate are attached to the active, upper surface of the chip and wire bonded to the pads thereon with very short wire bonds, such as described by R. P. Pashby, et al. in U.S. Pat. No. 4,862,245.

Later variations on this LOC technique include, a direct attachment between the pads on the chip and the leads in a Tape Automated Bonding (“TAB”) tape substrate, as described by K. Michii in U.S. Pat. No. 5,252,853; a “flip-chip” attachment between the pads on the chip and the leads in a metal leadframe substrate, as described by J. M. Wark in U.S. Pat. No. 5,817,540; and, a combination of short wire bonds and a flip-chip attachment between the chip pads and the leads of a leadframe substrate, as described by M. B. Ball in U.S. Pat. No. 5,917,242.

While the foregoing LOC packages achieve some reduction in package size due to the reduced size of the electrical connections between the die and the substrate, they do so at the expense of the thermal performance of the package, relative to the above-packages in which the back side of the chip is attached to a metal die-attach pad in the substrate. Efforts to address this latter problem in LOC packages include etching thermal “vias,” i.e., openings, in the back side of the chips, or attaching a heat sink to the back side of the chip, as described by, e.g., C. P. Wyland in U.S. Pat. No. 5,986,885. However, these latter measures can largely offset the benefit of a reduced package size afforded by an LOC design, and in any case, add cost to the package.

BRIEF SUMMARY

This invention provides a low-cost, thermally enhanced, chip scale, LOC semiconductor package, and a method for making it. The novel package includes a substrate with a plurality of metal lead fingers in it, and a semiconductor chip having an active surface with a plurality of ground, power, and signal connection pads thereon. The active surface of the chip is mounted on an upper surface of the substrate with the ground, power, and signal pads in a flip-chip electrical connection with corresponding ones of the lead fingers in the substrate.

The novel method includes locating at least two of the ground or the power connection pads on the chip in a central region thereof, where the operating temperature in the chip is the greatest. Corresponding metal lands are formed in the substrate at positions corresponding to the positions of the ground or the power pads on the chip, and are connected to the corresponding ground or power pads in the chip in a flip-chip electrical connection. The lower surfaces of the corresponding lands in the substrate are exposed to the environment through a lower surface of the package for attachment by, e.g., soldering, to an external heat sink, e.g., a heavy grounding or power pad on a mother board.

Advantageously, the corresponding lands in the substrate can be formed on or otherwise connected to selected ones of the lead fingers, viz., grounding or power fingers, and/or can be combined with each other into a single, large grounding or power land in the substrate to provide even greater thermal and electrical conductivity. The substrate can comprise a patterned metal layer laminated on a dielectric layer, e.g., a flexible tape or fiberglass-epoxy resin composite, in which the lower surface of the lands are exposed through openings formed through a lower surface of the dielectric layer at positions corresponding to the positions of the lands.

Alternatively, the substrate can comprise a “micro-leadframe” (MLF) with a dielectric plastic body molded over it such that the lower surfaces of the grounding or power lands are exposed through, and optionally, flush with, a lower surface of the plastic body. The MLF can be made by forming a pattern of an etch-resistant material corresponding to the lead fingers and lands on a metal, then etching the desired pattern. In packages in which the desired spacing between the lead fingers and the leads is less than the thickness of the metal, the etching process may involve etching about half way through the metal, forming a second pattern of etch-resistant material on the half-etched portions of the metal, and then etching to produce the desired pattern.

The large, centrally located grounding or power lands in the substrate of the invention provide enhanced thermal and electrical connectivity between the chip and the external environment, thereby enabling a low-profile, flip-chip electrical connection method to be used in the package, and eliminating the need for a die-attach pad in the substrate, back-side thermal vias in the chip, or a heat sink on the back side of the chip, and accordingly, the invention is particularly well suited to the low-cost packaging of, among other types of devices, Thin Standard Outline Package (“TSOP”) Dynamic Random Access Memory (“DRAM”) devices.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other features and advantages of the various embodiments disclosed herein will be better understood with respect to the following description and drawings, in which like numbers refer to like parts throughout, and in which:

FIG. 1 is a top plan view of one exemplary embodiment of a thermally enhanced, chip-scale, lead-on-chip semiconductor package in accordance with this invention;

FIG. 2 is a cross-sectional side elevation view of the novel package shown in in FIG. 1, as revealed by the section taken therein along lines 11—11;

FIG. 3 is a bottom plan view of the package shown in FIGS. 1 and 2;

FIG. 4 is a top plan view of another exemplary embodiment of a thermally enhanced, chip-scale, lead-on-chip semiconductor package in accordance with this invention;

FIG. 5 is a cross-sectional side elevation view of the novel package shown in FIG. 4, as revealed by the section taken therein along lines V—V;

FIG. 6 is a bottom plan view of the package shown in FIGS. 4 and 5; and

FIG. 7 is a bottom plan view of a split land version of the package shown in FIGS. 1–3.

DETAILED DESCRIPTION

A first exemplary embodiment of a low-cost, thermally enhanced chip-scale, LOC semiconductor package 100 in accordance with the present invention is illustrated in the top plan, cross-sectional elevation, and bottom plan views of FIGS. 1–3, respectively. The novel package 100 includes a substrate 102 having a plurality of metal lead fingers 104 in it, and a semiconductor chip 106 having an active surface 108 with a plurality of signal connection pads 110, and a plurality of ground (“Vcc”) connection pads 112, located thereon. The active surface 108 of the chip 106 is mounted on and in opposition to an upper surface 114 of the substrate 102, with the connection pads 110 and 112 connected in a “flip-chip” method of attaching chips to and in electrical connection with substrates was developed by IBM, Inc. in about 1965. Sometimes referred to as the “Controlled Collapse Chip Connection,” or “C4,” method (see, e.g., L. F. Miller, “Controlled Collapse Reflow Chip Joining,” IBM J. Res. Develop., 239–250(May 1969)), the technique involves forming balls or bumps of metal, e.g., solder or gold, on connection pads on the active surface of a chip, then inverting, or “flipping” the chip upside-down, and fusing the conductive balls to corresponding ones of the lead fingers or connection pads on the upper surface of the substrate, typically in a conveyor oven.

Of importance in this invention, a plurality of the ground and/or power connection pads 112 on the chip 106 are located adjacent to each other in a central region of the active surface 108 of the chip. In the particular embodiment 100 illustrated in FIGS. 1–3, six ground and/or power connection pads 112 are shown located adjacent to each other in the central of the chip 106. The connection pads 112 can be all ground pads, all power pads, or a mixture of the two types, and where a mixture of the two types is present, it is preferable that respective ones of the two types of pads be located adjacent to each other, for the reasons discussed below.

The ground or power connection pads 112 are advantageously located in the central region of the chip 106 because, during typical, steady-state operation thereof, the chip experiences a temperature gradient that is a maximum at the central region of the chip, and that decreases to a minimum at the peripheral, edge region of the chip, and accordingly, the central region of the chip requires a wider thermal path to the ambient than does the peripheral region for the effective heat transfer from the package 100.

The ground of power pads 112 can be located in the central region of the chip 106 by express design during the layout of the “native” ground or power terminals of the integrated circuits comprised in the chip, or alternatively, the native device ground or power terminals in the chip can be re-located, or “re-mapped,” on the chip surface after device layout and before chip fabrication using a variety of known techniques, including photo-etching, passivating, and metal plating techniques.

Also of importance, a plurality of corresponding metal grounding or power lands 116 are formed in the substrate 102 at positions corresponding to those of respective ones of the centrally located ground or power connection pads 112 on the chip 106. Where possible, it is desirable to combine respective ones of the grounding or power lands 116 in the substrate 102 into one or more larger lands, such as the single, large grounding or power land 116 underlying the six ground or power connection pads 112 on the chip 103 in FIG. 3, and to form them on, or otherwise connect them to, selected ones of the lead fingers 104 in the substrate, namely, the corresponding ground or power lead fingers of the substrate. In both instances, the object is to maximize the area of the land(s) 116, hence, the width of the thermal path between the chip 106 and the package environment.

If both ground and power types of connection pads 112 are located in the central region of the chip 106, then it is necessary to isolate the corresponding grounding and power lands 116 from each other electrically, thereby giving rise to two large, separate lands 116a, 116b corresponding to respective ones of the grounding and the power pads 112 on the chip 106, i.e., a “split land” configuration as shown in FIG. 7. It is therefore desirable to locate the ground and power pads 112 on the chip 106 respectively adjacent to each other so that the respective areas of the corresponding lands 116a, 116b can be made as large as possible.

The ground and power connection pads 112 on the chip 106 are electrically connected to corresponding ones of the grounding and power lands 116 in the substrate 102, and simultaneously, the signal connection pads 110 on the chip are electrically connected to corresponding ones of the lead fingers 104 therein, using the flip-chip connection method described above and a plurality of electrically and thermally conductive bumps 118, as shown in the cross-sectional side elevation view of FIG. 3. For enhanced thermal and electrical conductivity, the conductive bumps 118 can comprise gold or silver bumps.

A lower surface of the lead fingers 104 and the lands 116 in the substrate 102 are exposed through a lower surface 120 of the package 100 for thermal and electrical connection to corresponding mounting pads in the environment, e.g., a large grounding or power boss or pad on a mother board (not illustrated) to which the package 100 is mounted. The large land(s) 116 located directly below the relatively high-temperature central region of the chip 106 may thus seem to constitute a wide, direct thermal path between the chip and the environment that effectively replaces the die-attach pad of the wire bonded packages of the prior art described above in a substantially lower-profile package.

After the chip 106 is mounted and connected to the substrate 102 as described above, a protective dielectric plastic body 122, e.g., a filled epoxy resin, is conventionally molded over the chip and portions of the substrate to protect them from environmental agents, particularly moisture.

In one possible laminate-type substrate embodiment of the package 100, the lead fingers 104 and the lands 116 of the substrate 102 can be patterned in a metal layer, e.g., a copper or aluminium alloy, laminated on a dielectric layer, e.g., a flexible resin tape, such as a polyimide resin tape, or a fiberglass-epoxy resin composite, of a known type. In such an embodiment, selected portions of the lower surfaces of the lead fingers 104 and land(s) 116 can be exposed through the lower surface 120 of the package 100 by forming openings through a lower surface of the dielectric layer at positions corresponding to the lead fingers and lands, e.g., with a laser.

In another possible “micro-leadframe” (“MLF”) embodiment of the package 100, the MLF can be made by forming a pattern of an etch-resistant material corresponding to the lead fingers 104 and the lands 116 on a metal, then etching the metal. In such an embodiment, the lead fingers 104 may comprise “tie-bars” that connect the lead fingers and grounding pads 116 to a surrounding support frame (not illustrated) that us cut away and discarded after package assembly. The tie-bars may be attached to the support frame at the corners and/or the sides thereof.

In packages 100 in which the spacing between adjacent ones of the lead fingers 104 and the grounding pads 116 is less than the thickness of the metal, the etching process may advantageously include etching about half way through the thickness of the metal in a first etching step, forming a second pattern of etch-resistant material on selected, half-etched portions of the metal, and then etching through the remaining thickness of the metal in a second etching step. Such a two-step etching process produces a characteristic reduction in the thickness 124 (shown cross-hatched in the figures) of portions of the lead fingers 104 and lands 116 that enables such portions to be precisely spaced at distances that are less than the thickness of the metal.

In such an MLF embodiment of the package 100, the protective plastic body 122 can be molded over both the upper and lower surfaces of the lead fingers 104 and lands 116 are exposed through, and optionally, flush with, a lower surface 120 of the plastic body to define electrical and thermal mounting lands thereon.

A second exemplary embodiment of a low-cost, thermally enhanced, chip-scale, LOC semiconductor package 200 in accordance with the present invention is illustrated in the top plan, cross-sectional side elevation, and bottom plan views of FIGS. 4–6, respectively, wherein elements that are the same or substantially similar to those in the first embodiment 100 are referenced with the same reference numerals, but incremented by 100.

Those of skill in the art will recognize the configuration of the semiconductor chip 206 in the second package 200 as that of a Dynamic Random Access Memory (“DRAM”) chip of a known type, i.e, one in which signal connection pads 210, and the ground and power connection pads 212 on the active surface 208 thereof disposed in two, parallel rows adjacent to a centerline of the chip. In accordance with the present invention, three power (V_cc) connection pads 212 are located adjacent to one another in the central region of the active surface 208 of the chip 206, and three correspondingly positioned power lands have been combined into a single, large power land 216 in the substrate 202 for enhanced heat dissipation from the chip through the lower surface 220 of the package 200 to the environment.

As in the first embodiment of the package 100, an MLF version of the second embodiment 200 can apply a “half-etching” technique to the lower surface of the end portions 224 of the lead fingers 204 (shown cross-hatched in FIGS. 5 and 6) to reduce their thickness and permit the fingers to be spaced apart from each other at a distance that is less than the thickness of the MLF substrate 202. Alternatively, the MLF can be conventionally die stamped.

By now, those of skill in the art will appreciate that many variations and modifications are possible in the present invention in terms of the materials and methods thereof without departing from its spirit and scope. For example, the an exemplary DRAM device has been described herein, this invention has advantageous application to other types of electronic devices as well, e.g., certain power devices, such as a power device amplifier, and certain radio frequency (“RF”) devices, where lead length is critical, such as in certain types of oscillators. Accordingly, the scope of this invention should not be limited to that of the particular embodiments described and illustrated herein, as these are merely exemplary in nature, but instead, should be commensurate with that of the claims appended hereafter and their functional equivalents.

Claims

1. A semiconductor package, comprising: a substrate comprising: at least one land defining opposed top and bottom land surfaces;a plurality of lead fingers disposed about the land, each of the lead fingers defining opposed top and bottom lead surfaces;a semiconductor chip comprising: an active surface; anda plurality of connection pads disposed on the active surface;at least one of the connection pads being positioned over and conductively connected to the land, with at least one of the connection pads being positioned over and electrically connected to at least one of the lead fingers;a package body at least partially encapsulating the substrate and the semiconductor chip such that the bottom lead surfaces of the lead fingers are each exposed in a bottom surface of the body.

2. The semiconductor package of claim 1 wherein at least one of the lead fingers is connected to the land.

3. The semiconductor package of claim 1 wherein at least one of the connection pads is positioned over and electrically connected to the land.

4. The semiconductor package of claim 1 wherein at least one of the connection pads is positioned over and in thermal communication with the land.

5. The semiconductor package of claim 1 wherein each of the lead fingers and the land are formed to include a recessed shoulder therein for enhancing the mechanical interlock thereof to the package body.

6. The semiconductor package of claim 1 wherein at least some of the lead fingers each define an angled portion.

7. The semiconductor package of claim 1 wherein: each of the lead fingers defines an outer end; andthe package body is configured such that the outer end of each of the lead fingers is exposed in a respective one of multiple side surfaces defined by the body.

8. A semiconductor package, comprising: a substrate comprising: first and second lands disposed in spaced relation to each other, the first land defining opposed top and bottom first land surfaces and the second land defining opposed top and bottom second land surfaces;a plurality of lead fingers disposed about the first and second lands, each of the lead fingers defining opposed top and bottom lead surfaces;a semiconductor chip comprising: an active surface; anda plurality of connection pads disposed on the active surface;at least one of the connection pads being positioned over and conductively connected to the first land, with at least one of the connection pads being positioned over and conductively connected to the second land and at least one of the connection pads being positioned over and electrically connected to at least one of the lead fingers;a package body at least partially encapsulating the substrate and the semiconductor chip such that the bottom lead surfaces of the lead fingers are each exposed in a bottom surface of the body.

9. The semiconductor package of claim 8 wherein at least two of the lead fingers are connected to respective ones of the first and second lands.

10. The semiconductor package of claim 8 wherein: at least one of the connection pads is positioned over and electrically connected to the first land; andat least one of the connection pads is positioned over and electrically connected to the second land.

11. The semiconductor package of claim 8 wherein: at least one of the connection pads is positioned over and electrically connected to a respective one of the first and second lands; andat least one of the connection pads is positioned over and in thermal communication with a respective one of the first and second lands.

12. The semiconductor package of claim 8 wherein each of the lead fingers, the first land, and the second land are formed to include a recessed shoulder therein for enhancing the mechanical interlock thereof to the package body.

13. The semiconductor package of claim 8 wherein at least some of the lead fingers each define an angled portion.

14. The semiconductor package of claim 8 wherein: each of the lead fingers defines an outer end; andthe package body is configured such that the outer end of each of the lead fingers is substantially flush with a respective one of multiple side surfaces defined by the body.

15. A semiconductor package, comprising: a substrate, comprising: a land defining opposed top and bottom land surfaces and a plurality of land fingers;a plurality of lead fingers disposed proximate to the land, each of the lead fingers defining opposed top and bottom lead surfaces;a semiconductor chip comprising: an active surface; anda plurality of connection pads which extend along the active surface in spaced, generally parallel rows;at least one of the connection pads being positioned over and conductively connected to at least one of the land fingers, with at least one of the connection pads being positioned over and electrically connected to at least one of the lead fingers;a package body at least partially encapsulating the substrate and the semiconductor chip such that the bottom lead surfaces of the lead fingers are each exposed in a bottom surface of the body.

16. The semiconductor package of claim 15 wherein at least one of the lead fingers is connected to the land.

17. The semiconductor package of claim 15 wherein at least one of the connection pads is positioned over and electrically connected to at least one of the land fingers.

18. The semiconductor package of claim 15 wherein at least one of the connection pads is positioned over and in thermal communication with at least one of the land fingers.

19. The semiconductor package of claim 15 wherein at least some of the lead fingers and at least one of the land fingers each define an angled portion.

20. The semiconductor package of claim 15 wherein each of the lead fingers and the land are formed to include a recessed shoulder therein for enhancing the mechanical interlock thereof to the package body.

21. The semiconductor package of claim 15 wherein: each of the lead fingers defines an outer end; andthe package body is configured such that the outer end of each of the lead fingers is exposed in a respective one of multiple side surfaces defined by the body.

22. A semiconductor package, comprising: a substrate comprising a plurality of lead fingers, each of the lead fingers defining opposed top and bottom lead surfaces;a semiconductor chip comprising: an active surface; anda plurality of connection pads disposed on the active surface;at least one of the connection pads being positioned over and electrically connected to at least one of the lead fingers;a package body at least partially encapsulating the substrate and the semiconductor chip such that the bottom lead surfaces of the lead fingers are each exposed in a bottom surface of the body, each of the lead fingers being formed to include a recessed shoulder therein for enhancing the mechanical interlock thereof to the package body.