Chiang, C., et al., "Dielectric Barrier Study for Cu Metallization," 1994 Proceedings Eleventh International VLSI Multilevel Interconnection Conference (VMIC), Santa Clara, CA, pp. 414-420 (Jun. 7-8, 1994). |
Kaufman, F.B., et al., "Chemical-Mechanical Polishing for Fabricating Patterned W Metal Features as Chip Interconnects," J. Electrochem. Soc., vol. 138, No. 11, pp. 3460-3465 (Nov. 1991). |
Kaanta, C.W., et al., "Dual Damascene: A ULSI Wiring Technology," VMIC Conference, pp. 144-152 (Jun. 11-12, 1991). |
Pai, P., et al., "Selective Electroless Copper for VLSI Interconnection," IEEE Electron Device Letters, vol. 10, No. 9, pp. 423-425 (Sep. 1989). |
Gardner, D.S., et al., "Encapsulated Copper Interconnection Devices Using Sidewall Barriers," VMIC Conference, pp. 99-108 (Jun. 11-12, 1991). |
Warnock, T., "A Two-Dimensional Process Model for Chemimechanical Polish Planarization," J. Electrochem. Soc., vol. 138, No. 8, pp. 2398-2402 (Aug. 1991). |
Hu, C-K., et al., "Copper-Polyimide Wiring Technology for VLSI Circuits," Tungsten and Other Advanced Metals for VLSI/ULSI Applications V, Materials Research Society, pp. 369-373 (1990), no month. |
Gardner, D.S., et al., "Interconnection and Electromigration Scaling Theory," IEEE Transactions on Electron Devices, vol. ED-34, No. 3, pp. 633-643 (Mar. 1987). |
"Process and Structure for Improved Electromigration Resistance," IBM Technical Disclosure Bulletin, vol. 32, No. 10B, pp. 112-113 (Mar. 1990). |
"Lithographic Patterns with a Barrier Liner," IBM Technical Disclosure Bulletin, vol. 32, No. 10B, pp. 114-115 (Mar. 1990). |
"High Stud-to-Line Contact Area in Damascene Metal Processing," IBM Technical Disclosure Bulletin, vol. 33, No. 1A, pp. 160-161 (Jun. 1990). |
"Technique to Fabricate Co-Planar Conductors in a Dielectric Layer," IBM Technical Disclosure Bulletin, vol. 33, No. 2, pp. 258-259 (Jul. 1990). |
"Damascene Electromigration Resistant Stud Contact," IBM Technical Disclosure Bulletin, vol. 33, No. 10A, pp. 312-313 (Mar. 1991). |
"Copper Multilevel Interconnections," IBM Technical Disclosure Bulletin, vol. 33, No. 11, pp. 299-300 (Apr. 1991). |
"End-Point Detection of Chemical/Mechanical Polishing of Thin Film Structures," IBM Technical Disclosure Bulletin, vol. 34, No. 4A, pp. 198-200 (Sep. 1991). |
"End-Point Detection of Chemical/Mechanical Polishing of Circuitized Multilayer Substrates," IBM Technical Disclosure Bulletin, vol. 34, No. 4B, pp. 406-407 (Sep. 1991). |
"Damascene Process for Simultaneously Inlaying Tungsten into Lines and Contacts," IBM Technical Disclosure Bulletin, vol. 34, No. 7A, pp. 1-2 (Dec. 1991). |
"Multilevel Interconnection Structure," IBM Technical Disclosure Bulletin, vol. 34, No. 9, p. 220 (Feb. 1992). |
"Diamond-Like Films as a Barrier to Chemical-Mechanical Polish," IBM Technical Disclosure Bulletin, vol. 35, No. 1B, pp. 211-213 (Jun. 1992). |
"Selective Chemical-Mechanical Polishing Process for Removal of Copper," IBM Technical Disclosure Bulletin, vol. 36, No. 2, p. 171 (Feb. 1993). |
"Electroless Plating Scheme to Hermetically Seal Copper Features," IBM Technical Disclosure Bulletin, vol. 36, No. 2, pp. 405-406 (Feb. 1993). |
"Damascene: Optimized Etch Stop Structure and Method," IBM Technical Disclosure Bulletin, vol. 36, No. 11, p. 649 (Nov. 1993). |
"Copper/Polyimide Structure with Selective Cu3Si/SiO2 Etch Stop," IBM Technical Disclosure Bulletin, vol. 37, No. 6A, p. 53 (Jun. 1994). |
Arita, Y., et al., "Deep Submicrom Cu Planar Interconnection Technology Using Cu Selective Chemical Vapor Deposition," IEDM Technical Digest, International Electron Devices Meeting, Washington, D.C., pp. 893-895 (Dec. 3-6, 1989). |
Hoshino, K., et al., High Temperature RIE of Copper Films, The Japan Society of Applied Physics, 36th Spring Meeting, Extended Abstracts, p. 570 (Mar. 1989) (English Summary). |
Ohno, K., et al., "High Rate Reactive Ion Etching of Copper Films in SiC14, N2, C12 and NH3 Mixture," Extended Abstracts of the 22nd (1990 International) Conference on Solid State Devices and Materials, Sendai, Japan, pp. 215-218 (Aug. 22-24, 1990.). |
Ohno, K., et al., "The Influence of NH3 Addition of Pressure on the Profile of RIE Copper Films," The Japan Society of Applied Physics, 38th Spring Meeting, Extended Abstracts, p. 500 (Mar. 1991) (English Summary). |
Ohno, K., et al. "Reactive Ion Etching of Copper Films in SiC14 and N2 Mixture," Japanese Journal of Applies Physics, vol. 28, No. 6, pp. L 1070-L 1072 (Jun. 1989). |
Rogers, B., et al., "Issues in a Submicron Cu Interconnect System Using Liftoff Patterning," 1991 Proceedings Eighth International IEEE VLSI Multilevel Interconnection Conference (VMIC), Santa Clara, California, pp. 137-143 (Jun. 11-12, 1991). |
Swartz, G.C., et al., "Reactive Ion Etching of Copper Films," Journal of the Electrochemical Society, vol. 130, No. 8, pp. 1777-1779 (Aug. 1983). |
J.J. Estabil, H.S. Rathore, & E.N. Levine, Electromigration Improvments With Titanium Underlay And Overlay In A1(Cu) Metallurgy, Jun. 11-12, 1991 VMIC Conference, pp. 242-248. |
Eliot K. Broadbent, Janet M. Flanner, Wilbert G.M. Van Den Heok, & I-Wen Huang Connick, "High-Density High-Reliability Tungsten Interconnection By Filled Interconnect Groove Metallization", IEEE Transactions On Electron Devices, vol. 35, No. 7, Jul., 1988, pp. 952-956. |
Gardner et al, "Encapsulated Copper Interconnection Devices Using Sidewall Barriers", VMIC Conf., pp99-108, Jun. 11-12, 1991. |
Rogers et al, "Issues in a Submicron Cu Interconnect System Using Liftoff Paterning", 1991 IEEE VMIC,pp.137-143, Jun. 11-12, 1991. |