Method for making contact with a component embedded in a printed circuit board

Information

  • Patent Grant
  • 10187997
  • Patent Number
    10,187,997
  • Date Filed
    Thursday, February 26, 2015
    9 years ago
  • Date Issued
    Tuesday, January 22, 2019
    5 years ago
Abstract
Methods for the bonding of a component embedded into a printed circuit board are provided. A printed circuit board is also provided with at least one insulated layer and at least one structured conductor layer with conductor paths, with at least one component, which, by means of an adhesive layer, is embedded into a recess of the printed circuit board, with its contacts essentially being situated in the plane of an outer surface of the printed circuit board exhibiting the at least one conductor layer, and with conductive connections between the contacts of the components and the conductor paths of the conductor layer.
Description
CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a national stage of Application No. PCT/AT2015/050052, filed Feb. 26, 2015, which application claims priority to Austrian Application No. A50152/2014, filed Feb. 27, 2014, the disclosures of which are hereby incorporated by reference in their entireties.


STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH AND DEVELOPMENT

Not Applicable


INCORPORATION BY REFERENCES OF MATERIAL SUBMITTED ON A COMPACT DISC OR AS A TEXT FILE VIA THE OFFICE ELECTRONIC FILING SYSTEM (EFS-WEB)

Not Applicable


STATEMENT REGARDING PRIOR DISCLOSURES BY THE INVENTOR OR A JOINT INVENTOR

Not Applicable


BACKGROUND OF THE INVENTION
Field of the Invention

The invention pertains to a method for the bonding of a component embedded in a printed circuit board.


The invention furthermore pertains to a printed circuit board with at least one insulated layer and at least one structured conductor layer with conductor paths, with at least one component, which, by means of an adhesive layer, is embedded into a recess of the printed circuit board, with its contacts essentially being situated in the plane of an outer surface of the printed circuit board exhibiting the at least one conductor layer, and with conductive connections between the contacts of the components and the conductor paths of the conductor layer.


Description of Related Art

The embedding of components, in particular of semiconductor chips, in printed circuit board structures is familiar to the professional, wherein within the scope of the invention, structures are contemplated in which the contacts of the component are essentially situated within one plane at the outer surface of the printed circuit board, also called “surface embedded components”. The electrical contacts of the component must be bonded with a conductor pattern, for which various methods have been applied.


DE 10 2006 009 723 A1, for example, describes a method of embedding a component in a circuit board and of its contacts, in which a first insulating layer with a conductor pattern is applied to a metallic substrate. This is followed by the creation of a window or cut-out for the chip in the first layer, into which the chip—while leaving a gap—is inserted and, using an adhesive, is fixated to the substrate. In doing so, the contacts of the chip are situated on a bonding side facing away from the substrate. Applied on top of this configuration is a photoimageable second insulating layer, which leaves the contact points of the chip cleared, followed by electrical bonding by means of galvanic deposition of a conductor material between the contacts of the chip and the conductor pattern on the first layer. The known method and the resulting product have the disadvantage that in the spacing area between the chip and the adjacent layers a cavity remains, which during the buildup of additional layers may lead to delamination issues.


BRIEF SUMMARY OF THE INVENTION

One objective of this invention is to establish a method with the use of which a conductor pattern in the plane of the contacts, including the respective bondings, can be produced easily and cost-efficiently without the risk of detaching layers.


This objective is achieved with a method of the type referred to above, which according to the invention exhibits the following steps:

    • a) Provision of a core exhibiting at least one insulating layer and at least one conductor layer applied to the insulating layer,
    • b) Embedding of at least one component into a recess of the insulating layer, wherein the contacts of the component are essentially situated within the plane of an outer surface of the printed circuit board exhibiting the at least one conductor layer,
    • c) Application of a photoimageable lacquer on the one outer surface of the core on which the component is arranged while filling the spaces between the contacts of the component,
    • d) Clearing of end faces of the contacts and of the regions covered by the photoimageable lacquer of the conductor layer by means of exposing and developing the photoimageable lacquer,
    • e) using a semi-additive process, deposition of conductor material onto the cleared end faces of the contacts and the cleared regions of the conductor layer and forming of a conductor pattern at least on the one outer surface of the core on which the component is arranged, was well as the interconnecting paths between the contacts and the conductor pattern, and
    • f) Removal of the sections of the conductor layer not belonging to the conductor pattern.


Thanks to the invention, embedded components can be “wired” in the same position or plane as the embedding, such that the printed circuit boards can be designed to be thinner and the aforementioned problems of the risk of detachment do not arise.


In doing so, it is recommended for the removal of the sections of the conductor layer in step f) is carried out by flash-etching.


Regarding the additional function of the photoimageable lacquer as a part of the finished printed circuit board, it is advantageous for the photoimageable lacquer used in step c) to be epoxy-based lacquer.


In a particularly advantageous variation of the method according to the invention it may be provided that in step b) the component is embedded into an recess of the core using an adhesive layer, wherein the adhesive layer fully envelops all surfaces of the component—with the exception of those with the contacts—and essentially extends to the plane of the surface of the printed circuit board in which the end faces of the contacts are situated.


In a particularly expedient manner, the recess of the core extends through the conductor layer into the insulating layer.


The stated objectives will also be achieved with a printed circuit board of the above stated type, in which according to the present invention the connections and the conductor paths of the conductor layer are situated in one plane, where the adhesive layer completely envelops all surfaces of the component, except those with the contacts, where the spaces between the contacts of the component are filled with a cured, photoimageable lacquer, and an additional conductor layer is applied to the end faces of the contacts as well as to a conductor layer of the printed circuit board in the area of the conductor paths.


In a preferred embodiment, it is provided that the cured, photoimageable lacquer covers the cleared end faces of the adhesive layer between the outer wall of the component and the inner wall of the recess of the printed circuit board.


In one advanced embodiment of the invention, the printed circuit board again comprises a core exhibiting at least one insulating layer and at least one conductor layer having been applied to the insulating layer, wherein one outer surface of the core having been provided with at least one conductor layer exhibits a recess which extends through the conductor layer into the insulating layer, whereby the component is embedded into the recess of the core by means of an adhesive layer, and wherein the contacts of the component are essentially situated in the plane of the outer surface exhibiting the at least one conductor layer and the recess.





BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

The invention and its further advantages is described in greater detail below based on a sample embodiment of the method and the circuit board, which is illustrated in the drawing. In this drawing show



FIG. 1 in a section through a partial section a core made in the first steps of the method with an embedded component,



FIG. 2 the structure of FIG. 1 after application of a photoimageable lacquer,



FIG. 3 the structure after exposure and development of the photoimageable lacquer,



FIG. 4 the structure after deposition of additional conductive material by application of a semi-additive process and



FIG. 5 the structure of the finished printed circuit board after part of the conductive coatings have been etched away.





DETAILED DESCRIPTION OF THE INVENTION

The method according to the invention and the inventive printed circuit board will now be explained in reference to the figures. Therein, the term “core” used in the following in the context of the representational description shall be understood to mean a cured prepreg with a conductor layer (copper layer) on at least one surface.



FIG. 1 shows a section of a core 1 consisting of an insulating layer 2, for example consisting of a prepreg material commonly used in the printed circuit board industry, like FR 4, and an upper conductor layer 3 as well as a lower conductor layer 4.


At this point it shall be noted that the terms “upper” and “lower” refer to the representation in the drawings only, and are being used for an easier description. Layer thicknesses, for example, are 100 microns for the insulating layer 2 and 1 to 5 microns, typically 2 microns, for upper and lower conductor layer 3 and 4 respectively.


In the core 1, a recess 5 is formed, into which—using an adhesive layer 7—a component 6 is embedded, whereby the layer thickness of this adhesive layer, for example, is 20 to 200 microns. The component 6, a semiconductor chip, for example, carries on an outer surface contacts 8, e.g. copper pads, whereby the adhesive layer 7 envelops all surfaces of the component 6 with the exception of those with the contacts 8, and essentially extends to the plane of the surface of the core 1, in which the end faces of the contacts 8 are situated, in this case, therefore the bottom surface. One possible adhesive, for example, is a solvent-free or low-solvent epoxy resin adhesive with a glass softening point of typically between 120° and 150° C., which will be pressed, filled or injected into the recess 5. After placement of the component 6, this adhesive will be hardened at temperatures of 110° to 150° C.


In a next step, an epoxy-based photoimageable resist 9 is applied at least to the outer surface of the core 1 with the end faces of the contacts 8, with reference being made to FIG. 2. Examples of products and materials suitable for this purpose are the XB7081 lacquer with the trade name Probelec® of the Huntsman Co. or the photoresist SU-8 from Microchem® Corp known from lithographic galvanoplasty (LIGA). As can be seen, the resist 9 is filling all spaces between the contacts 8 of the component 6, and also extends across the lower conductor layer 4.


Thereafter, a photolithographic process commonly used in printed circuit board manufacturing can be used to create the pattern (structuring), starting with exposure using film masking or LDI (Laser Direct Imaging). This is followed by development, obtainment of the patterns after washing-off with suitable chemicals, and the complete curing of the material. Curing is performed by means of conventional curing methods like thermal curing, UV- or IR-curing, application of laser radiation etc. The structuring and the exposure is performed in such manner that the contacts 8, more specifically their end faces, will be cleared, for which purpose reference is made to FIG. 3. This structuring/imaging process is performed such that the cured, photoimageable resist 9 covers the clear end faces of the adhesive layer 7 between the outer wall of the component 6 and the inner wall of the recess 5 of the core 1, and that the lower conductor layer 4 is cleared again.


After this exposure and development, a semi-additive process for applying conductor material, among others, copper is applied according to the desired pattern.


In doing so, a layer 10 of conductor material is applied in the desired areas, in particular for conductor paths, which is deposited also under formation of interconnecting paths 11 starting at the end faces 8 to the desired conductor pattern. The lower conductor layer 4, on the other hand, is amplified in the area of the desired conductor paths or conductor pattern. This result is shown in FIG. 4.


Since bridges 4b continue to exist between the thickened sections of the lower conductor layer 4 through layer 10, which are to form the conductor paths, these bridges 4b and any other undesirable conductor material is removed in an additional step. This is preferably done using so-called “flash etching”, meaning the etching-off of the base copper foil and low-grade removal of the galvanically deposited copper layers. This etching process is performed, for example, with an acidic medium, e.g. HCl with the addition of H2O2 and of stabilizers, wherein the small crystallites of the base film are dissolved significantly faster than the electro-deposited layers, and selective etching is achieved. After this process of removing and etching, the surfaces and spaces between the contacts 9 are cleaned as well and the final conductor paths 12 have emerged and are completely formed, as referenced in FIG. 5, which shows the finished printed circuit board 13 with the embedded and bonded component 6.


In the example shown, only the structuring of the lower conductor layer 4 is described, but it should be clear that the upper conductor layer 3 may also be patterned in the same way. Also possible is the formation of vias (conductive feed-throughs) between the two conductor layers, just as additional insulating and conductor layers may be formed.


Finally, it should be understood that the representations in FIGS. 1 to 5 generally only show detail sections of a larger printed circuit board pattern, and that in practice, a plurality of components may be embedded and connected to conductor patterns at different locations on a printed circuit board.

Claims
  • 1. A method for the bonding of a component embedded into a printed circuit board comprising: providing a core exhibiting at least one insulating layer and at least one conductor layer applied to the insulating layer and defining an outer layer of the core,embedding at least one component into a recess of the insulating layer, the at least one component having a plurality of elongated contacts separated by a plurality of spaces, each of the plurality of elongated contacts having an end face distal from the at least one component, and wherein the plurality of elongated contacts are configured to be positioned substantially perpendicular to a plane formed by an outer surface of the core,applying a photoimageable resist onto the outer surface of the core such that the spaces between each of the plurality of elongated contacts of the component are filled by the photoimageable resist,clearing the photoimageable resist from the end faces of the contacts and the conductor layer by exposing and developing the photoimageable resist,depositing a layer of conductor material onto the cleared end faces of the contacts and the conductor layer, and forming a conductor pattern on at least the outer surface of the core and a plurality of interconnecting paths between the plurality of contacts and the conductor pattern by applying a semi-additive process, andremoving portions of the conductor layer not incorporated into the conductor pattern.
  • 2. The method according to claim 1 wherein the removal of the areas of the conductor layer occurs by flash-etching.
  • 3. The method according to claim 1 wherein the applied photoimageable resist is an epoxy-based lacquer.
  • 4. The method according to claim 1 wherein the embedding of the at least one component further comprises applying an adhesive layer into the recess of the core such that the adhesive layer fully encloses all surfaces of the component, except for the surface of the component from which the plurality of contacts extend, the adhesive layer extending substantially to the plane of the core.
  • 5. The method according to claim 4 wherein the recess of the core extends through the conductor layer into the insulating layer.
  • 6. A printed circuit board comprising: at least one insulating layer and at least one patterned conductor layer with at least one conductor path disposed atop the at least one insulating layer;at least one recess formed in the at least one insulating layer and the at least one patterned conductive layer;wherein the at least one conductive layer and the at least one recess define an outer surface of a core of the printed circuit board;at least one component comprising a plurality of elongated contacts having spaces therebetween, that at least one component embedded in an adhesive layer disposed within the recess such that the plurality of elongated contacts are configured to be positioned substantially perpendicular to a plane defined by the outer surface of the core; andfurther comprising a plurality of conductive connections interconnecting the contacts of the component and the at least one conductor path of the patterned conductor layer wherein: the plurality of conductive connections and the at least one conductor path of the patterned conductor layer lie in a single plane,the adhesive layer fully encloses all surfaces of the component except a surface from which the plurality of elongated contacts extend,the spaces between each of the plurality of elongated contacts of the component are filled with a cured, photoimageable resist, andeach of the plurality of elongated contacts having an end face distal from the at least one component, and an additional conductor layer being applied onto the end faces of the plurality of contacts and to the at least one patterned conductor layer in the area of the at least one conductor path.
  • 7. The printed circuit board according to claim 6 wherein the cured, photoimageable resist covers the surfaces of the adhesive layer disposed between an outer wall of the component and an inner wall of the recess.
Priority Claims (1)
Number Date Country Kind
A50152/2014 Feb 2014 AT national
PCT Information
Filing Document Filing Date Country Kind
PCT/AT2015/050052 2/26/2015 WO 00
Publishing Document Publishing Date Country Kind
WO2015/127489 9/3/2015 WO A
US Referenced Citations (96)
Number Name Date Kind
4931134 Jacques et al. Jun 1990 A
5206188 Hiroi et al. Apr 1993 A
5241456 Marcinkiewicz et al. Aug 1993 A
5645673 Fasano et al. Jul 1997 A
5730635 De Haas Mar 1998 A
6005289 Watanabe Dec 1999 A
6120693 Petti et al. Sep 2000 A
6309912 Chiou Oct 2001 B1
6324067 Nishiyama Nov 2001 B1
6442033 Lu et al. Aug 2002 B1
6492726 Ang Dec 2002 B1
6674159 Peterson Jan 2004 B1
6687985 Nishiyama Feb 2004 B2
6732428 Kwong May 2004 B1
6815046 Kumano Nov 2004 B2
7154760 Tsuchiya Dec 2006 B2
7863735 Cho et al. Jan 2011 B1
7894203 Tsuda Feb 2011 B2
7977579 Bathan Jul 2011 B2
8354743 Jensen Jan 2013 B2
8381394 Shizuno Feb 2013 B2
8400776 Sahara et al. Mar 2013 B2
8563358 Landesberger Oct 2013 B2
8642465 Schimetta Feb 2014 B2
8789271 Zluc et al. Jul 2014 B2
8914974 Lenhardt et al. Dec 2014 B2
9418930 Stahr et al. Aug 2016 B2
9648758 Gotzinger et al. May 2017 B2
9713248 Langer et al. Jul 2017 B2
9763337 Jager et al. Sep 2017 B2
9781845 Stahr et al. Oct 2017 B2
9820381 Wang et al. Nov 2017 B2
20020036100 Slemmons et al. Mar 2002 A1
20030090883 Asahi et al. May 2003 A1
20040114652 Yoshikawa Jun 2004 A1
20040168825 Sakamoto Sep 2004 A1
20040170766 Inoue et al. Sep 2004 A1
20040233650 Miyashita et al. Nov 2004 A1
20050103522 Grundy et al. May 2005 A1
20050189640 Grundy et al. Sep 2005 A1
20050190537 Rossi et al. Sep 2005 A1
20050233122 Nishimura et al. Oct 2005 A1
20060008970 Oggioni et al. Jan 2006 A1
20060049530 Hsu et al. Mar 2006 A1
20060101638 Germann et al. May 2006 A1
20060120056 Sasaki Jun 2006 A1
20060193108 Usui et al. Aug 2006 A1
20060222285 Minamio et al. Oct 2006 A1
20080067666 Hsu Mar 2008 A1
20080192443 Hatanaka et al. Aug 2008 A1
20080192450 Tuominen et al. Aug 2008 A1
20080264687 Park et al. Oct 2008 A1
20080283491 Arai et al. Nov 2008 A1
20080296056 Kinoshita et al. Dec 2008 A1
20090014749 Matsuda et al. Jan 2009 A1
20090026168 Tsai et al. Jan 2009 A1
20090194318 Yeon Aug 2009 A1
20090205859 Tanaka et al. Aug 2009 A1
20090241333 He et al. Oct 2009 A1
20090277673 Sohn et al. Nov 2009 A1
20090293271 Tanaka Dec 2009 A1
20100084175 Suzuki et al. Apr 2010 A1
20100170703 Iihola et al. Jul 2010 A1
20100252303 Chang et al. Oct 2010 A1
20100282498 Tezak et al. Nov 2010 A1
20110127076 Jeong et al. Jun 2011 A1
20110127675 Ewe et al. Jun 2011 A1
20110183093 Wada Jul 2011 A1
20110198018 Schrittwieser et al. Aug 2011 A1
20110203836 Yokota et al. Aug 2011 A1
20110212274 Selsley et al. Sep 2011 A1
20110259630 Park Oct 2011 A1
20110272177 Weichslberger et al. Nov 2011 A1
20110284267 Chang Nov 2011 A1
20110290546 Lee Dec 2011 A1
20110304998 Lin Dec 2011 A1
20110317381 Kim et al. Dec 2011 A1
20120091594 Landesberger Apr 2012 A1
20120181074 Ishihara et al. Jul 2012 A1
20120247819 Tsuyutani et al. Oct 2012 A1
20130146991 Otremba et al. Jun 2013 A1
20130153269 Takahashi et al. Jun 2013 A1
20130256884 Meyer Oct 2013 A1
20140000941 Weidinger et al. Jan 2014 A1
20140254119 Im Sep 2014 A1
20150007934 Götzinger et al. Jan 2015 A1
20150157862 Greenberg et al. Jun 2015 A1
20150189763 Schrittwieser Jul 2015 A1
20150334833 Wang et al. Nov 2015 A1
20150334841 Schmid et al. Nov 2015 A1
20150342062 Jäger et al. Nov 2015 A1
20160021763 Stahr et al. Jan 2016 A1
20160133558 Stahr et al. May 2016 A1
20160324004 Schwarz et al. Nov 2016 A1
20160353566 Ianger et al. Dec 2016 A1
20170164481 Stahr et al. Jun 2017 A1
Foreign Referenced Citations (58)
Number Date Country
13434 Dec 2013 AT
100525591 Aug 2009 CN
102293070 Dec 2011 CN
203072246 Jul 2013 CN
19642488 Apr 1998 DE
20021698 Apr 2001 DE
20221189 Jun 2005 DE
102006009723 Sep 2007 DE
102008025223 Dec 2008 DE
102008040906 Feb 2010 DE
102010042567 Mar 2012 DE
195935 Oct 1986 EP
275433 Jul 1988 EP
1225629 Jul 2002 EP
1304742 Apr 2003 EP
1424731 Jun 2004 EP
2119327 Oct 2011 EP
2822338 Sep 2002 FR
2485087 May 2012 GB
11150368 Jun 1999 JP
2003031914 Jan 2003 JP
2003198133 Jul 2003 JP
2004031682 Jan 2004 JP
2005333109 Dec 2005 JP
2007189006 Jul 2007 JP
2007318090 Dec 2007 JP
2010206124 Sep 2010 JP
2011138873 Jul 2011 JP
2012044102 Mar 2012 JP
2012151359 Aug 2012 JP
101253514 Apr 2013 KR
9820530 May 1998 WO
03092344 Nov 2003 WO
2005020651 Mar 2005 WO
2005104636 Nov 2005 WO
2006013230 Feb 2006 WO
2006134217 Dec 2006 WO
2007087660 Aug 2007 WO
2008098271 Aug 2008 WO
2008104324 Sep 2008 WO
2009143550 Dec 2009 WO
2010048654 May 2010 WO
2010085830 Aug 2010 WO
2011088489 Jul 2011 WO
2011099820 Aug 2011 WO
2012016258 Feb 2012 WO
2012065202 May 2012 WO
WO 2012100274 Aug 2012 WO
2013029073 Mar 2013 WO
2013029074 Mar 2013 WO
WO2013029074 Mar 2013 WO
2014131071 Sep 2014 WO
2014197917 Dec 2014 WO
2015077808 Jun 2015 WO
2015085342 Jun 2015 WO
2015113088 Aug 2015 WO
2015127489 Sep 2015 WO
2015127489 Sep 2015 WO
Non-Patent Literature Citations (33)
Entry
International Preliminary Report on Patentability for International Application PCT/AT2015/050052, Report dated Jun. 6, 2016, dated Dec. 23, 2015, 11 Pgs.
International Search Report and Written Opinion for International Application No. PCT/AT2015/0050052, Search completed May 26, 2015, dated Jun. 2, 2015, 4 Pgs.
Austrian Search Report for Application No. A 740/2012, Filing Date Jul. 7, 2012, Search Completed May 3, 2013, 2 pgs.
International Preliminary Report on Patentability for International Application No. PCT/AT2013/000029, Report issued Aug. 26, 2014, dated Sep. 4, 2014, 13 Pgs.
International Preliminary Report on Patentability for International Application No. PCT/AT2013/050128, Report completed Sep. 16, 2014, 11 Pgs.
International Preliminary Report on Patentability for International Application No. PCT/AT2013/050249, Report dated Jun. 30, 2015, dated Jul. 9, 2015, 6 Pgs.
International Preliminary Report on Patentability for International Application No. PCT/AT2013/050260, Report dated Mar. 27, 2015, dated Mar. 27, 2015, 8 Pgs.
International Preliminary Report on Patentability for International Application No. PCT/AT2013/050262, Report dated Mar. 11, 2015, dated Mar. 11, 2015, 14 Pgs.
International Preliminary Report on Patentability for International Application No. PCT/AT2014/050239, Report dated Mar. 1, 2016, dated Jun. 1, 2016, 9 Pgs.
International Preliminary Report on Patentability for International Application PCT/AT2014/050044, Report Completed Jun. 23, 2015, dated Jun. 23, 2015, 18 Pgs.
International Preliminary Report on Patentability for International Application PCT/AT2014/050113, Report dated Aug. 28, 2015, dated Aug. 28, 2015, 8 Pgs.
International Preliminary Report on Patentability for International Application PCT/AT2014/050300, Report dated Oct. 10, 2015, dated Mar. 23, 2016, 9 Pgs.
International Preliminary Report on Patentability for International Application PCT/AT2015/050019, Report dated Aug. 2, 2016, dated Aug. 11, 2016, 8 Pgs.
International Search Report for International Application No. PCT/AT2014/050300, Search completed Mar. 13, 2015, dated Mar. 23, 2015, 3 Pgs.
International Search Report and Written Opinion for International Application No. PCT/AT2013/050262, Search completed Mar. 18, 2014, dated Mar. 27, 2014, 9 Pgs.
International Search Report and Written Opinion for International Application No. PCT/AT2014/050044, Search completed May 9, 2014, dated May 20, 2014, 9 Pgs.
International Search Report and Written Opinion for International Application No. PCT/AT2014/050239, Search completed Feb. 2, 2015, dated Feb. 9, 2015, 8 Pgs.
International Search Report and Written Opinion for International Application No. PCT/AT2015/050019, Search completed Apr. 23, 2015, dated May 27, 2015, 9 Pgs.
International Search Report for International Application No. PCT/AT2013/050128, International Filing Date Jun. 25, 2013, Search Completed Oct. 23, 2013, dated Nov. 26, 2013, 6 pgs.
International Search Report for International Application No. PCT/AT2013/050249, Search completed Apr. 1, 2014, dated Sep. 4, 2014, 4 Pgs.
International Search Report for International Application No. PCT/AT2013/050260, Search completed Apr. 29, 2014, dated May 13, 2014, 4 Pgs.
International Search Report for International Application PCT/AT2013/000029, completed May 31, 2013, dated Jun. 7, 2013, 6 pgs.
International Search Report for International Application PCT/AT2014/050113, Report completed Aug. 22, 2014, dated Aug. 28, 2014, 3 Pgs.
Written Opinion for International Application No. PCT/AT2013/050128, Search Completed Oct. 23, 2013, dated Nov. 26, 2013, 5 pgs.
Written Opinion for International Application No. PCT/AT2013/050249, Search completed Apr. 1, 2014, dated Sep. 4, 2014, 5 Pgs.
Written Opinion for International Application No. PCT/AT2013/050260, Search completed Apr. 29, 2014, dated May 13, 2014, 4 Pgs.
Written Opinion for International Application No. PCT/AT2014/050300, Search completed Mar. 13, 2015, dated Mar. 23, 2015, 7 Pgs.
Written Opinion for International Application PCT/AT2014/050113, Report completed Aug. 22, 2014, dated Aug. 28, 2014, 6 Pgs.
Written Opinion for International Application PCT/AT2013/000029, completed May 31, 2013, dated Jun. 7, 2013, 5 pgs.
Charboneau, B C et al., “Double-Sided Liquid Cooling for Power Semiconductor Devices Using Embedded Power Packaging”, IEEE Transactions on Industry Applications, IEEE Service Center, vol. 44, No. 5, Sep. 1, 2008, pp. 1645-1655, XP011446042, ISSN: 0093-994, DOI: 10.1109/TIA.2008.2002270.
Jian, Yin, “High Temperature SiC Embedded Chip Module (ECM) with Double-sided Metallization Structure”, Jan. 3, 2006, XP055135318, Gefunden im Internet: URL:http://hdl.handle.net/ 10919/30076.
Mital et al., “Thermal Design Methodology for an Embedded Power Electronic Module Using Double-Sided Microchannel Cooling”, Journal of Electric Packaging, ASME International, US, vol. 130, No. 3, Sep. 1, 2008, XP008171354, DOI: 10.1115/1.2957320, Retrieved on Jul. 29, 2008.
Pang, Y et al., “Assessment of Some Integrated Cooling Mechanisms for an Active Integrated Power Electronics Module”, Journal of Electronic Packaging, ASME International, US, vol. 129, No. 1, Mar. 1, 2007, pp. 1-8, XP008171355, ISSN: 1 043-7398, DOI: 1 0.1115/1.2429703.
Related Publications (1)
Number Date Country
20170048984 A1 Feb 2017 US