The invention relates to semiconductor structures and, more particularly, to performance optimized CMOST FET structures and methods of manufacture.
As transistor dimensions are scaled, spacers used to place silicide away from the source-drain to body junction have likewise reduced in dimension. To prevent junction leakages associated with silicide encroachment, epitaxial overfill in the S-D has been utilized to increase silicide proximity away from the junction. The structural and selectivity requirements for this overfill can result in material and electrical properties that can negatively impact device performance.
Also, different devices with varying requirements for leakage and performance can require different levels of S-D overfill. However epitaxial S-D formation is also a very complex and costly process, and hence it is desirable to minimize the variations of epitaxial growth included in a process.
In an aspect of the invention, a method comprises forming source and drain regions for a first type device and a second type device. The method further comprises lowering the source and drain regions for the first type device, while protecting the source and drain regions for the second type device. The method further comprises performing silicide processes to form silicide regions on the lowered source and drain regions for the first type device and the source and drain regions for the second type device.
In an aspect of the invention, a method comprises: forming first type devices and second type devices on a substrate; epitixially growing source and drain regions within source/drain cavities provided adjacent to the first type devices and the second type devices; etching back the source and drain regions for the first type devices to be in closer proximity to a channel region of the first type devices, while protecting the source and drain regions for the second type devices; and forming silicide regions on the etched back source and drain regions for the first type devices and the source and drain regions for the second type devices. The silicide regions for the first type devices are in closer proximity to the channel region than the silicide regions for the second type devices.
In an aspect of the invention, a structure comprises: at least one leakage sensitive device with silicided raised source and drain regions in proximity to a channel region of the at least one leakage sensitive device; and at least one performance sensitive device with silicided source and drain regions that are in closer proximity to a channel region of the at least one performance sensitive device than the silicided raised source and drain regions are to the channel region of the at least one leakage sensitive device.
The present invention is described in the detailed description which follows, in reference to the noted plurality of drawings by way of non-limiting examples of exemplary embodiments of the present invention.
The invention relates to semiconductor structures and, more particularly, to performance optimized gate structures and methods of manufacture. More specifically, the performance optimized gate structures are field effect transistors (FETs) for memory devices or logic devices, as an example. Advantageously, the FET structures can be optimized by minimizing silicide encroachment for low leakage devices, e.g. memory devices, while optimizing the performance and resistance for performance sensitive devices, e.g., logic devices. That is, by implementing the processes herein, devices can be tailored to have varying silicide to channel proximity, e.g., performance sensitive devices can have closer silicide to channel proximity than more leakage sensitive devices.
Advantageously, the invention provides an alternative process for varying levels of S-D overfill, with reduced cost and complexity. In embodiments, the epitaxial S-D overfill can be optimized by incorporating an etch back process on selected source/drain epitaxial grown material, followed by a silicide process. For example, downstream etch processes can be utilized to etch back the epitaxial overfill of S-D regions on selective device types, allowing for optimization between devices with different junction leakage and performance requirements. The differential etching processes deployed by the fabrication processes described herein can coincide with existing differential gate hard-mask removal steps, requiring no additional masks to optimize between high performance logic devices and low junction leakage memory devices, as examples.
The structures described herein can be manufactured in a number of ways using a number of different tools. In general, though, the methodologies and tools are used to form structures with dimensions in the micrometer and nanometer scale. The methodologies, i.e., technologies, employed to manufacture the structures described herein have been adopted from integrated circuit (IC) technology. For example, the structures are built on wafers and are realized in films of material patterned by photolithographic processes on the top of a wafer. In particular, the fabrication of the structures uses three basic building blocks: (i) deposition of thin films of material on a substrate, (ii) applying a patterned mask on top of the films by photolithographic imaging, and (iii) etching the films selectively to the mask.
In embodiments, the devices 14 include gate structures comprising a dielectric material 16, a gate material 18, a cap layer 20 and sidewall structures 22. In embodiments, the dielectric material 16 can be a high-k dielectric material such as hafnium oxide (HfO2); although other dielectric materials are contemplated herein, e.g., oxide based dielectrics. The gate material 18 can be a poly material or other gate metal depending on the performance criteria of the device. The cap layer 20 and the sidewall structures 22 can be a nitride or oxide based material. In embodiments, the cap layer 20 and the sidewall structures 22 can be formed from the same material or different materials, depending on downstream etch processes and/or other design criteria. In the example of using the same materials, the cap layer 20 would preferably be a thicker layer than the sidewall structures 22.
In embodiments, the devices 14 can be formed using conventional deposition, lithography and etching processes. By way of example, the layers of material 16, 18 and 20 described above can be deposited using conventional deposition processes. The conventional deposition processes can include, amongst others, a chemical vapor deposition (CVD) process, a plasma deposition (PVD) process or an atomic layer deposition (ALD) process. To pattern the structures, a resist is formed on the cap layer 20, which is then exposed to energy (light) to form a pattern (openings). An etching process (e.g., reactive ion etching process with selective chemistries to each of the layers of material 16, 18 and 20) is then performed through the opening(s) to pattern the gate structures. The resist can be removed using conventional stripants or etchants, e.g., oxygen ashing processes.
Still referring to
In
Referring to
The raised source and drain regions 26 can be doped material or ion implanted after the growth process to form the source and drain of the devices 14′, 14″. In embodiments, the source and drain regions 26 will have either N-type dopants or P-type dopants, depending on the type of device. For example and by way of non-limiting illustration, N-type dopants can include arsenic or phosphorous; whereas, P-type dopants can be boron (although other N-type dopants and P-type dopants are contemplated by the present invention).
In
Prior to or after removal of the cap layer, a sidewall 28 can be formed on the sidewall structures 22. The sidewalls 28 would be formed in similar processes as described with regard to the formation of the sidewall structures 22. In embodiments, the sidewalls 28 can act as a mask to protect the sidewall structures 22 and the devices 14′, 14″ during the removal of the cap layer, as an illustrative example.
As should be understood by those of skill in the art, the silicide process begins with deposition of a thin transition metal layer, e.g., nickel, cobalt or titanium, over fully formed and patterned semiconductor devices (e.g., doped or ion implanted source and drain regions 26, 26′ and respective devices 14′, 14″). After deposition of the material, the structure is heated allowing the transition metal to react with exposed silicon (or other semiconductor material as described herein) in the active regions of the semiconductor device (e.g., source, drain, gate contact region) forming a low-resistance transition metal silicide. Following the reaction, any remaining transition metal is removed by chemical etching, leaving silicide contacts 30 in the active regions of the device. It should be understood by those of skill in the art that silicide contacts will not be required on the devices, when a gate structure is composed of a metal material.
In
In this way, it is now possible through the processes described herein to selectively alter the heights of the source and drain regions 26, 26′ and hence vary silicide to channel proximity. Following the mask strip, the processes will continue with those described with respect to
The method(s) as described above is used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
The descriptions of the various embodiments of the present invention have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the described embodiments. The terminology used herein was chosen to best explain the principles of the embodiments, the practical application or technical improvement over technologies found in the marketplace, or to enable others of ordinary skill in the art to understand the embodiments disclosed herein.
Number | Name | Date | Kind |
---|---|---|---|
6621131 | Murthy et al. | Sep 2003 | B2 |
6888176 | Horch | May 2005 | B1 |
7075161 | Barth | Jul 2006 | B2 |
7358551 | Chidambarrao et al. | Apr 2008 | B2 |
8324699 | Ichijo | Dec 2012 | B2 |
20050280098 | Shin et al. | Dec 2005 | A1 |
20060255415 | Freeman et al. | Nov 2006 | A1 |
20080142838 | Ohta et al. | Jun 2008 | A1 |
20080157218 | Ahn | Jul 2008 | A1 |
20090236633 | Chuang et al. | Sep 2009 | A1 |
20090267119 | Tamura | Oct 2009 | A1 |
20100197092 | Kim et al. | Aug 2010 | A1 |
20100210083 | Fukuda | Aug 2010 | A1 |
20100224936 | Hokazono | Sep 2010 | A1 |
20110121315 | Ohta | May 2011 | A1 |
20110291197 | Wu | Dec 2011 | A1 |
20120032275 | Haran et al. | Feb 2012 | A1 |
20120080759 | Ema et al. | Apr 2012 | A1 |
20120153398 | Baars | Jun 2012 | A1 |
20130049126 | Flachowsky | Feb 2013 | A1 |
20130285153 | Lee et al. | Oct 2013 | A1 |
20140001561 | Cheng et al. | Jan 2014 | A1 |
20140117380 | Loboda | May 2014 | A1 |
20140239404 | Huang et al. | Aug 2014 | A1 |
20140306250 | Gardner | Oct 2014 | A1 |
20160163599 | Chang et al. | Jun 2016 | A1 |
Entry |
---|
Notice of Allowance for related U.S. Appl. No. 14/561,550 dated Jun. 10, 2016, 11 pages. |
“List of IBM Patents or Patent Applications Treated as Related” 1 page. |
Specification “Performance Optimized Gate Structures” and Drawings in related U.S. Appl. No. 15/211,742, filed Jun. 15, 2016, 20 pages. |
Office Action in the related U.S. Appl. No. 15/211,742 dated Sep. 22, 2016, 25 pages. |
Final Office Action in the related U.S. Appl. No. 15/211,742 dated Jan. 19, 2017, 8 pages. |
Notice of Allowance from U.S. Appl. No. 15/211,742 dated Apr. 12, 2017; 8 pages. |
Number | Date | Country | |
---|---|---|---|
20160197144 A1 | Jul 2016 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 14561550 | Dec 2014 | US |
Child | 15070154 | US |