Patent Grant
8564116
1. Field of the Invention
The disclosures herein generally relate to semiconductor devices and methods of manufacturing semiconductor devices, and particularly relate to a semiconductor device and a method of manufacturing a semiconductor device that includes a semiconductor chip, resin for sealing the semiconductor chip, and an interconnection pattern electrically connected to the semiconductor chip.
2. Description of the Related Art
A certain type of conventional semiconductor device includes resin for sealing a semiconductor chip and a multilayer interconnection structure that is formed on the semiconductor chip and the sealing resin to provide interconnection patterns electrically connected to the semiconductor chip. In this configuration, the interconnection patterns serve as external extensions of the interconnections of the semiconductor chip.
In the case of such a semiconductor device, the area size of the semiconductor device in its planar direction may correspond to its footprint on a mother board. Namely, its area size in the planar direction may correspond to the area size of the semiconductor device mounted on the mother board.
A semiconductor device 200 illustrated in
The semiconductor chip 201 includes a semiconductor substrate 208, a semiconductor integrated circuit 209 formed on the semiconductor substrate 208, and electrode pads 211 disposed on and electrically connected to the semiconductor integrated circuit 209. The semiconductor chip 201 has an electrode pad forming surface 201A having the electrode pads 211 formed thereon, a back surface 2018 situated opposite the electrode pad forming surface 201A, and side surfaces 201C. Silicon with a thermal expansion coefficient of 3.5 PPM, for example, may be used as the material of the semiconductor substrate 208.
The semiconductor chip 201 is sealed by the sealing resin 202 such that the electrode pad forming surface 201A and the electrode pads 211 are exposed.
The sealing resin 202 seals the back surface 201B and side surfaces 201C of the semiconductor chip 201. The sealing resin 202 has a multilayer interconnection structure forming surface 202A that is flush with the electrode pad forming surface 201A. Thermosetting epoxy resin, with a thermal expansion coefficient of 8 to 10 PPM, for example, may be used as the sealing resin 202.
The multilayer interconnection structure 203 includes a stacked layer structure 213, external connection pads 214, interconnection patterns 215, and a solder resist layer 217.
The stacked layer structure 213 is made by forming an insulating layer 221 and an insulating layer 222 one after another on the electrode pad forming surface 201A, the electrode pads 211, and the multilayer interconnection structure forming surface 202A.
The external connection pads 214 are disposed on a surface 222A of the insulating layer 222, which surface is situated opposite the surface of the insulating layer 222 that is in contact with the insulating layer 221.
The interconnection patterns 215 are embedded in the stacked layer structure 213. The interconnection patterns 215 are connected to the electrode pads 211 and to the external connection pads 214. With this arrangement, the semiconductor chip 201 is electrically connected to the external connection pads 214.
The solder resist layer 217 is formed on the surface 222A of the insulating layer 222. The solder resist layer 217 has openings 217A that expose the external connection pads 214 at the positions where the external connection terminals 205 are disposed.
The external connection terminals 205 are disposed on the external connection pads 214 exposed through the openings 217A. The external connection terminals 205 serve to electrically connect the semiconductor device 200 to a mounting board (not shown) such as a mother board. Solder balls may be used as the external connection terminals 205 (see U.S. Pat. No. 6,271,469, for example).
In the related-art semiconductor device 200, the sealing resin 202 having a thermal expansion coefficient (e.g., 8 to 10 PPM) different from the thermal expansion coefficient (e.g., 3.5 PPM) of the semiconductor substrate 208 is disposed to surround the side surfaces of the semiconductor substrate 208. With such a structure, the semiconductor device 200 may warp due to a difference in thermal expansion coefficients between the semiconductor substrate 208 and the sealing resin 202.
If the semiconductor device 200 warps, it is not possible to mount the semiconductor device 200 on a mounting board such as a mother board. In other words, the semiconductor device 200 cannot be electrically connected to the mounting board.
In the related-art semiconductor device 200, further, the multilayer interconnection structure 203 is disposed only on the multilayer interconnection structure forming surface 202A of the sealing resin 202. In other words, a multilayer interconnection structure is not formed on the surface 202B of the sealing resin 202 that is situated opposite the multilayer interconnection structure forming surface 202A. This is also a factor that contributes to the fact that the semiconductor device 200 is easy to warp. Further, this configuration may make it difficult to provide the semiconductor device 200 with a further multilayer interconnection structure.
Accordingly, it may be desirable to provide a semiconductor device and a method of manufacturing the semiconductor device that can avoid the warpage of the semiconductor device and that can increase the extent of multilayer interconnection structures.
It is a general object of the present invention to provide a semiconductor device and a method of forming a semiconductor device that substantially eliminate one or more problems caused by the limitations and disadvantages of the related art.
According to an embodiment, a semiconductor device includes a reinforcement plate having a first surface, a second surface situated opposite the first surface, an accommodating hole, and a through hole, each of the accommodating hole and the through hole extending from the first surface to the second surface; a semiconductor chip disposed in the accommodating hole, the semiconductor chip including a chip core and an electrode pad formed on an electrode pad forming surface of the chip core, the chip core having substantially the same thickness as the reinforcement plate and including a semiconductor substrate, the semiconductor chip having the electrode pad forming surface flush with the first surface; a through-hole electrode disposed in the through hole; an insulating film disposed between the through-hole electrode and a sidewall of the through hole; a resin member sealing the semiconductor chip and the reinforcement plate; a first interconnection pattern disposed on the same side of the reinforcement plate as the first surface to connect between the through-hole electrode and the electrode pad, at least part of the first interconnection pattern being situated in the resin member; and a second interconnection pattern disposed on the same side of the reinforcement plate as the second surface to be connected to the through-hole electrode, at least part of the second interconnection pattern being situated in the resin member, wherein a material of the reinforcement plate is the same as a material of the semiconductor substrate.
According to an embodiment, a method of forming a semiconductor device including a semiconductor chip is provided. The semiconductor chip includes a chip core and an electrode pad formed on an electrode pad forming surface of the chip core. The method includes forming an accommodating hole and a through hole through a substrate member to extend from an upper surface of the substrate member to a lower surface of the substrate member, the substrate member being made of the same material as a semiconductor substrate of the chip core and having substantially the same thickness as the chip core; forming an insulating film on a sidewall of the through hole; forming a through-hole electrode in the through hole having the insulating film formed thereon; attaching a first insulating resin layer in a semi-cured state to the lower surface of the substrate member to seal the substrate member and a lower end of the accommodating hole; placing a semiconductor chip in the accommodating hole such that a back surface of the chip core is in contact with the first insulating resin layer; attaching a second insulating resin layer in a semi-cured state to the upper surface of the substrate member to seal the substrate member and the chip core; applying heat to cause the first and second insulating resin layers to fully cure; and forming a first interconnection pattern on the same side of the reinforcement plate as the upper surface to connect between the through-hole electrode and the electrode pad, at least part of the first interconnection pattern being situated in the second insulating resin layer, and forming a second interconnection pattern on the same side of the reinforcement plate as the lower surface to be connected to the through-hole electrode, at least part of the second interconnection pattern being situated in the first insulating resin layer.
According to at least one embodiment, the warpage of the semiconductor device is reduced, and the extent of multilayer interconnection structures is further increased.
Other objects and further features of the present invention will be apparent from the following detailed description when read in conjunction with the accompanying drawings, in which:
In the following, embodiments will be described with reference to the accompanying drawings.
A semiconductor device 10 illustrated in
The reinforcement plate 11 has a plate shape, and has through holes 27 and 28. The accommodating hole 27 is formed to penetrate through the reinforcement plate 11 at the center. The accommodating hole 27 provides space for accommodating the semiconductor chip 15. The accommodating hole 27 has such size that the semiconductor chip 15 can be accommodated. A gap A between the sidewall of the accommodating hole 27 and the side surfaces of the semiconductor chip 15 accommodated in the accommodating hole 27 may be 50 to 100 micrometers.
A plurality of through holes 28 are formed to penetrate through the reinforcement plate 11 at positions around the accommodating hole 27. The diameter of the through holes 28 may range from 60 micrometers to 300 micrometers.
A surface 11A of the reinforcement plate 11 (which may also be referred to as a “first surface”) and a surface 11B of the reinforcement plate 11 situated opposite the surface 11A of the reinforcement plate 11 are flat. The surface 11A of the reinforcement plate 11 is situated on the same side of the reinforcement plate 11 as the upper end (i.e., one end) of the through holes 28. The surface 11A of the reinforcement plate 11 is substantially flush with an electrode pad forming surface 33A of a chip core 33, which is part of the semiconductor chip 15 as will be described later. Further, the surface 11B of the reinforcement plate 11 is substantially flush with a back surface 33B of the chip core 33.
Namely, the thickness of the reinforcement plate 11 is substantially equal to the thickness of the chip core 33. In the case of the thickness of the chip core 33 being 100 micrometers, the thickness of the reinforcement plate 11 may be 100 micrometers, for example.
The material of the reinforcement plate 11 having the above-described configuration is the same as the material of a semiconductor substrate 37, which is part of the semiconductor chip 15. In the case of the material of the semiconductor substrate being silicon with a thermal expansion coefficient of 3.5 PPM, for example, the material of the reinforcement plate 11 may also be silicon with a thermal expansion coefficient of 3.5 PPM, for example.
As described above, the reinforcement plate 11 having the accommodating hole 27 for accommodating the semiconductor chip 15 is provided, and the thickness of the reinforcement plate 11 and the thickness of the chip core 33 (which is part of the semiconductor chip 15) are made substantially equal to each other. Further, the material of the reinforcement plate 11 is selected as the same material as that of the semiconductor substrate 37 (which is part of the chip core 33), so that the reinforcement plate 11 having the same thermal expansion coefficient as the semiconductor substrate 37 is situated around the side surfaces of the semiconductor chip 15. With this arrangement, a difference in thermal expansion coefficients between the semiconductor chip 15 and the reinforcement plate 11 situated around the semiconductor chip 15 is made small. This serves to reduce the warpage of the semiconductor device 10 caused by a mismatch in thermal expansion coefficients between the semiconductor chip 15 and the reinforcement plate 11.
The insulating film 12 is disposed to cover the surfaces 11A and 11B of the reinforcement plate 11, the sidewalls of the accommodating hole 27, and the sidewalls of the through holes 28. Here, the sidewalls of the accommodating hole 27 and the sidewalls of the through holes 28 refer to the side faces of the reinforcement plate 11 inside the accommodating hole 27 and through holes 28. The insulating film 12 formed on the sidewalls of the through holes 28 serve to provide electrical insulation between the reinforcement plate 11 and the through-hole electrodes 14 formed in the through holes 28. A SiO2 film (with a thickness of 1.0 micrometer, for example) may be used as the insulating film 12, for example.
In
The insulating film 12 may be provided at least on the sidewalls of the through holes 28. In other words, the insulating film 12 may be provided or may not be provided on the surfaces 11A and 11B of the reinforcement plate 11 and the sidewalls of the accommodating hole 27.
The through-hole electrodes 14 are situated in through holes 28 that have the insulating film 12 formed therein. End faces 14A of the through-hole electrodes 14 (i.e., a face on one end of a through-hole electrode 14) are flat. The end faces 14A of the through-hole electrodes 14 are configured to be substantially flush with the top surface 12A of the insulating film 12 formed on the surface 11A of the reinforcement plate 11.
End faces 14B of the through-hole electrodes 14 (i.e., a face on the opposite end of a through-hole electrode 14) are flat. The end faces 14B of the through-hole electrodes 14 are configured to be substantially flush with the bottom surface 12B of the insulating film 12 formed on the surface 11B of the reinforcement plate 11. Cu may be used as the material of the through-hole electrodes 14.
The through-hole electrodes 14 having the above-described configuration serve to provide electrical connections between interconnection patterns 51 formed on the surface 11A of the reinforcement plate 11 and interconnection patterns formed on the surface 11B of the reinforcement plate 11.
With the provision of the through-hole electrodes 14 penetrating through the reinforcement plate 11, electrical connections are established through the through-hole electrodes 14 between the interconnection patterns 51 formed on the same side of the reinforcement plate 11 as the surface 11A and the interconnection patterns 71 formed on the same side of the reinforcement plate 11 as the surface 11B. This makes it possible to form multilayer interconnection structures (i.e., the first and second multilayer interconnection structures 21 and 22 in the present embodiment) on both of the surfaces 11A and 11B of the reinforcement plate 11, thereby increasing the extent of multilayer interconnection structures of the semiconductor device 10.
The semiconductor chip 15 includes a chip core 33 and electrode pads 35. The chip core 33 includes a semiconductor substrate 37, a semiconductor integrated circuit 38, an electrode pad forming surface 33A, and a back surface 33B.
The semiconductor substrate 37 serves as a substrate on which the semiconductor integrated circuit 38 is formed. Silicon with a thermal expansion coefficient of 3.5 PPM, for example, may be used as the material of the semiconductor substrate 37.
The semiconductor integrated circuit 38 is formed in and on a surface of the semiconductor substrate 37. The semiconductor integrated circuit 38 includes diffusion layers (not shown), a plurality of insulating layers stacked one over another (not shown), and interconnection lines and vias (not shown) formed in the plurality of insulating layers.
The electrode pad forming surface 33A corresponds to the upper surface of the semiconductor integrated circuit 38. The electrode pad forming surface 33A is formed as a flat surface.
The back surface 33B of the chip core 33 corresponds to the back surface of the semiconductor substrate 37. The back surface 33B of the chip core 33 is formed as a flat surface.
The thickness of the chip core 33 is configured to be substantially equal to the thickness of the reinforcement plate 11. In the case of the thickness of the reinforcement plate 11 being 100 micrometers, the thickness of the chip core 33 may be 100 micrometers, for example.
The electrode pads 35 are formed on the electrode pad forming surface 33A of the chip core 33. The electrode pads 35 have connection surfaces 35A on which the internal connection terminals 16 are disposed. The electrode pads 35 are electrically connected to the semiconductor integrated circuit 38. Al may be used as the material of the electrode pads 35.
The semiconductor chip 15 having the above-described configuration is accommodated in the accommodating hole 27, such that the electrode pad forming surface 33A is positioned to be substantially flush with the surface 11A of the reinforcement plate 11, and such that the back surface 33B of the chip core 33 is positioned to be substantially flush with the surface 11B of the reinforcement plate 11. The semiconductor chip 15 accommodated in the accommodating hole 27 is sealed by the resin member 18. A semiconductor chip for use as a logic device such as a CPU or MPU may be used as the semiconductor chip 15.
The internal connection terminals 16 are disposed on the connection surfaces 35A of the electrode pads 35. With this arrangement, the internal connection terminals 16 are electrically connected to the semiconductor chip 15. The internal connection terminals 16 have end faces 16A that are situated on the opposite side to the connection surfaces 35A of the electrode pads 35 and that are exposed through the resin member 18. The end faces 16A of the internal connection terminals 16 are made as flat surfaces. The end faces 16A of the internal connection terminals 16 are connected to the interconnection patterns 51. Bumps (e.g., Au bumps) may be used as the internal connection terminals 16.
The resin member 18 is disposed on and beneath the semiconductor chip 15, in gaps between the side faces of the semiconductor chip 15 accommodated in the accommodating hole 27 and the sidewalls of the accommodating hole 27, on the upper surface 12A of the insulating film 12 situated on the surface 11A of the reinforcement plate 11, and on the lower surface 128 of the insulating film 12 situated on the surface 11B of the reinforcement plate 11.
The resin member 18 seals the semiconductor chip 15, and also fills the gaps between the reinforcement plate 11 having the insulating film 12 formed thereon and the side faces of the semiconductor chip 15 accommodated in the accommodating hole 27.
For the sake of convenience of explanation, the portion of the resin member 18 that is situated above the upper surface 12A of the insulating film 12 in
The first resin member 41 is provided on the upper surface 12A of the insulating film 12, the end faces 14A of the through-hole electrodes 14, and on the electrode pad forming surface 33A to seal the electrode pads 35 and the side faces of the internal connection terminals 16. The first resin member 41 has a flat surface 41A (i.e., the upper surface of the resin member 18) that exposes the end faces 16A of the internal connection terminals 16. The surface 41A of the first resin member 41 is formed to be flush with the end faces 16A of the internal connection terminals 16. The first resin member 41 has openings 45 that expose the end faces 14A of the through-hole electrodes 14. The thickness of the first resin member 41 may be 30 micrometers, for example.
The second resin member 42 is provided on the lower surface 12B of the insulating film 12, the end faces 14B of the through-hole electrodes 14, and the back surface 33B of the chip core 33. The second resin member 42 has a flat surface 42A (i.e., the lower surface of the resin member 18) on the opposite side to the surface that is in contact with the back surface 33B of the chip core 33. The second resin member 42 has openings 46 that expose the end faces 14B of the through-hole electrodes 14. The thickness of the second resin member 42 may be 30 micrometers, for example.
Thermosetting epoxy resin may be used as the material of the resin member 18 having the configuration described above.
The first multilayer interconnection structure 21 includes the first resin member 41, the interconnection patterns 51 also referred to as first interconnection patterns, an insulating layer 52 also referred to as a first insulating layer, vias 54 also referred to as first vias, external connection pads 55 also referred to as first external connection pads, and a solder resist layer 57.
The interconnection patterns 51 include vias 61 and interconnection lines 62. The vias 61 are formed in the openings 45. The vias 61 are connected to the end faces 14A of the through-hole electrodes 14. With this arrangement, the interconnection patterns 51 are electrically connected to the through-hole electrodes 14.
The interconnection lines 62 are formed as an integral, unitary structure with the vias 61. The interconnection lines 62 are situated on the surface 41A of the first resin member 41 and the end faces 16A of the internal connection terminals 16. With this arrangement, the interconnection lines 62 are electrically connected to the end faces 16A of the internal connection terminals 16.
The interconnection patterns 51 having the above-described configuration electrically connect between the through-hole electrodes 14 and the semiconductor chip 15. Cu may be used as the material of the interconnection patterns 51.
The insulating layer 52 is stacked on the surface 41A of the first resin member 41 to cover the interconnection lines 62, except for the positions at which the vias 54 are connected. The insulating layer 52 has openings 63. The openings 63 are formed to expose the interconnection lines 62. The openings 63 are formed to penetrate through the insulating layer 52 at the positions between the interconnection lines 62 and the external connection pads 55. Thermosetting epoxy resin may be used as the material of the insulating layer 52.
The vias 54 are formed in the openings 63. The vias 54 are connected to the interconnection lines 62 and to the external connection pads 55. Cu may be used as the material of the via 54.
The external connection pads 55 are disposed on a surface 52A of the insulating layer 52, which surface is situated opposite the surface 52B of the insulating layer 52 that is in contact with the resin member 18. The external connection pads 55 are formed as an integral, unitary structure with the vias 54. With this arrangement, the external connection pads 55 are electrically connected to the through-hole electrodes 14 and the semiconductor chip 15 through the interconnection patterns 51 and the vias 54. Cu may be used as the material of the external connection pads 55.
The solder resist layer 57 is formed on the surface 52A of the insulating layer 52. The solder resist layer 57 has openings 65 that expose the external connection pads 55.
The second multilayer interconnection structure 22 includes the second resin member 42, the interconnection patterns 71 also referred to as second interconnection patterns, an insulating layer 72 also referred to as a second insulating layer, vias 74 also referred to as second vias, external connection pads 75 also referred to as second external connection pads, and a solder resist layer 77.
The interconnection patterns 71 include vias 81 and interconnection lines 82. The vias 81 are formed in the openings 46. The vias 81 are connected to the end faces 14B of the through-hole electrodes 14. With this arrangement, the interconnection patterns 71 are electrically connected to the interconnection patterns 51 through the through-hole electrodes 14.
The interconnection lines 82 are formed as an integral, unitary structure with the vias 81. The interconnection lines 82 are disposed on the surface 42A of the second resin member 42. Cu may be used as the material of the interconnection patterns 71.
The insulating layer 72 is stacked on the surface 42A of the second resin member 42 to cover the interconnection lines 82, except for the positions at which the vias 74 are connected. The insulating layer 72 has openings 83. The openings 83 are formed to expose the interconnection lines 82. The openings 83 are formed to penetrate through the insulating layer 72 at the positions between the interconnection lines 82 and the external connection pads 75. Thermosetting epoxy resin may be used as the material of the insulating layer 72.
The vias 74 are formed in the openings 83. The vias 74 are connected to the interconnection lines 82 and to the external connection pads 75. Cu may be used as the material of the via 74.
The external connection pads 75 are disposed on a surface 72A of the insulating layer 72, which surface is situated opposite the surface 72B of the insulating layer 72 that is in contact with the second resin member 42. The external connection pads 75 are formed as an integral, unitary structure with the vias 74. With this arrangement, the external connection pads 75 are electrically connected to the through-hole electrodes 14 and the semiconductor chip 15 through the interconnection patterns 71 and the vias 74. Cu may be used as the material of the external connection pads 75.
The solder resist layer 77 is formed on the surface 72A of the insulating layer 72. The solder resist layer 77 has openings 85 that expose the external connection pads 75.
The stacked-layer structure of the second multilayer interconnection structure 22 described above has substantially the same stacked-layer structure as (i.e., similar structure to) the first multilayer interconnection structure 21.
As described above, the first multilayer interconnection structure 21 is disposed on the surface 11A of the reinforcement plate 11, and the second multilayer interconnection structure 22 having a similar structure to the first multilayer interconnection structure 21 is disposed on the surface 11B of the reinforcement plate 11. This makes it possible to reduce the warpage of the semiconductor device 10.
The external connection terminals 24 are disposed on the external connection pads 75 exposed through the openings 85. The external connection terminals 24 are to be connected to pads 92 of a mounting board 91 such as a mother board. Solder balls may be used as the external connection terminals 24.
The external connection terminals 25 are disposed on the external connection pads 55 exposed through the openings 65. With this arrangement, the external connection terminals 25 are electrically connected to the external connection terminals 24 through the through-hole electrodes 14. The external connection terminals 25 are to be connected to pads 95 of another semiconductor device 94, for example. Solder balls may be used as the external connection terminals 25.
As described above, the external connection terminals 24 are provided on the lower surface of the semiconductor device 10 for connection with the mounting board 91. Further, the external connection terminals 25 that are electrically connected to the external connection terminals 24 through the through-hole electrodes 14 are provided on the upper surface of the semiconductor device 10. With this arrangement, another semiconductor device 94 electrically connected to the semiconductor device 10 may be disposed on the semiconductor device 10, thereby achieving a higher mounting density.
According to the semiconductor device of the present embodiment, the reinforcement plate 11 having the accommodating hole 27 for accommodating the semiconductor chip 15 is provided, and the thickness of the reinforcement plate 11 and the thickness of the chip core 33 (which is part of the semiconductor chip 15) are made substantially equal to each other. Further, the material of the reinforcement plate 11 is selected as the same material as that of the semiconductor substrate 37 (which is part of the chip core 33), so that the reinforcement plate 11 having the same thermal expansion coefficient as the semiconductor substrate is situated around the side surfaces of the semiconductor chip 15. With this arrangement, a difference in thermal expansion coefficients between the semiconductor chip 15 and the reinforcement plate 11 situated around the semiconductor chip 15 is made small. This serves to reduce the warpage of the semiconductor device 10 caused by a mismatch in thermal expansion coefficients between the semiconductor chip 15 and the reinforcement plate 11.
Further, with the provision of the through-hole electrodes 14 penetrating through the reinforcement plate 11, electrical connections are established through the through-hole electrodes 14 between the interconnection patterns 51 formed on the same side of the reinforcement plate 11 as the surface 11A and the interconnection patterns 71 formed on the same side of the reinforcement plate 11 as the surface 11B. This makes it possible to form multilayer interconnection structures (i.e., the first and second multilayer interconnection structures 21 and 22 in the present embodiment) on both of the surfaces 11A and 11B of the reinforcement plate 11, thereby increasing the extent of multilayer interconnection structures of the semiconductor device 10.
Moreover, the structures of the first and second multilayer interconnection structures 21 and 22 are made substantially equivalent to each other, so that the warpage of the semiconductor device 10 can be reduced even when the first and second multilayer interconnection structures 21 and 22 are provided.
In the following, the steps of manufacturing the semiconductor device 10 according to the present embodiment will be described by referring to
In the process step (i.e., substrate member preparation step) illustrated in
The substrate member 101 is made of the same material as the semiconductor substrate 37. In the case of the material of the semiconductor substrate 37 being silicon, the material of the substrate member 101 is also silicon. The substrate member 101 has substantially the same thickness as the chip core 33. In the case of the thickness of the chip core 33 being 100 micrometers, the thickness of the substrate member 101 may be 100 micrometers, for example.
In the process step (i.e., through-hole forming step) illustrated in
Specifically, an etching mask (not shown) having openings to expose an upper surface 101A of the substrate member 101 at the positions where the accommodating hole 27 and the through holes 28 are to be formed is formed on the upper surface 101A of the substrate member 101 illustrated in
In the process step (i.e., insulating-film forming step) illustrated in
Specifically, the insulating film 12 may be formed by use of the thermal oxidation method or the CVD (chemical vapor deposition) method, for example. An oxide film (e.g., SiO2 film), for example, may be used as the insulating layer 12. In the case of a SiO2 film being used as the insulating film 12, the thickness of the insulating film 12 may be set to 1.0 micrometer, for example.
In the process step (i.e., through-hole-electrode forming step) illustrated in
Specifically, the through-hole electrodes may be formed by use of a plating method, for example. Cu may be used as the material of the through-hole electrodes 14.
In this process, the through-hole electrodes 14 are formed such that the end faces 14A of the through-hole electrodes 14 are substantially flush with the upper surface 12A of the insulating film 12, and such that the end faces 14B of the through-hole electrodes 14 are substantially flush with the lower surface 12B of the insulating film 12.
In the process step (i.e., first insulating-resin-layer attaching step) illustrated in
The first insulating resin layer 103 is one of the members that are to constitute the resin member 18 illustrated in
A thermosetting resin sheet (e.g., thermosetting epoxy resin sheet) that is semi cured, for example, may be used as the first insulating resin layer 103. In this case, the thickness of the first insulating resin layer 103 may be 30 micrometers, for example.
In the process step (i.e., semiconductor-chip accommodating step) illustrated in
The internal connection terminals 16 in this state have yet to have the end faces 16A formed, which was described in connection with
The thickness of the chip core 33 may be configured to be substantially equal to the thickness of the substrate member 101.
With the above-noted arrangement, the electrode pad forming surface 33A of the chip core 33 is set substantially flush with the upper surface 101A of the substrate member 101, so that the substrate member 101 (which is to be cut into a plurality of reinforcement plates 11) having the same thermal expansion coefficient as the semiconductor substrate 37 and having substantially the same thickness as the chip core 33 is placed to surround the side faces of the semiconductor chip 15. With this arrangement, a difference in thermal expansion coefficients between the semiconductor chip 15 and the reinforcement plate 11 placed around the semiconductor chip 15 is made small. This serves to reduce the warpage of the semiconductor device 10 caused by a mismatch in thermal expansion coefficients between the semiconductor chip 15 and the reinforcement plate 11.
A semiconductor chip for use as a logic device such as a CPU or MPU may be used as the semiconductor chip 15.
In the process step (i.e., second insulating-resin-layer attaching step) illustrated in
This second insulating-layer attaching step uses the second insulating resin layer 106 in the semi-cured state to seal the upper end of the accommodating hole 27, and also forms the flat end faces 16A at the tips of the internal connection terminals 16. The provision of the flat end faces 16A of the internal connection terminals 16 can reduce variation in height between the internal connection terminals 16. Further, the end faces 16A of the internal connection terminals 16 are exposed at the upper surface 106A of the second insulating resin layer 106.
The second insulating resin layer 106 is one of the members that are to constitute the resin member 18 illustrated in
A thermosetting resin sheet (e.g., thermosetting epoxy resin sheet) that is semi cured, for example, may be used as the second insulating resin layer 106. In this case, the thickness of the second insulating resin layer 106 may be 40 micrometers, for example.
In the process step (i.e., resin curing step) illustrated in
The first and second resin members 41 and 42 constituting the resin member 18 may have the same thickness. The thickness of the first and second resin members 41 and 42 may be 30 micrometers, for example.
In the process step (i.e., first and second opening forming step) illustrated in
Specifically, the openings 45 and 46 may be formed by using a laser to process the resin member 18 at the positions where the end faces 14A and 14B of the through-hole electrodes 14 are situated.
In the process step (i.e., interconnection pattern forming step) illustrated in
Specifically, the interconnection patterns 51 and 71 may be simultaneously formed by use of semi-additive method, for example. With this arrangement, the semiconductor chip 15 is electrically connected to the through-hole electrodes 14 through the interconnection patterns 51. Further, the interconnection patterns 71 are electrically connected to the interconnection patterns 51 through the through-hole electrodes 14. Cu may be used as the material of the interconnection patterns 51 and 71.
In the process step (i.e., insulating layer forming step) illustrated in
For the provision of the insulating layers 52 and 72, thermosetting resin sheets (e.g., thermosetting epoxy resin sheets) in a semi-cured state are attached to the surface 41A of the first resin member 41 and the surface 42A of the second resin member 42, respectively. The thermosetting resin sheets in the semi-cured state are then heated to fully cure, followed by using a laser to process the thermosetting resin sheets at the positions where the openings 63 and 83 are to be formed. The thicknesses of the insulating layers 52 and 72 are set substantially equal to each other. The thickness of the insulating layers 52 and 72 may be 30 micrometers, for example.
In the process step (i.e., via-and-external-connection-pad forming step illustrated in
Specifically, the vias 54 and 74 and the external connection pads 55 and 75 may be formed by use of a semi-additive method, for example. The vias 54 are formed in the openings 63, and the vias 74 are formed in the openings 83. The external connection pads 55 are formed on the surface 52A of the insulating layer 52, and the external connection pads 75 are formed on the surface 72A of the insulating layer 72. The material of the vias 54 and 74 and the external connection pads 55 and 75 may be Cu, for example.
In this manner, the external connection terminals 24 are formed on the lower surface 101B of the substrate member 101, and the external connection terminals 25 are formed on the upper surface 101A of the substrate member 101. With this arrangement, another semiconductor device 94 (see
In the process step illustrated in
In the manner as described above, the first multilayer interconnection structure 21 is formed on the same side of the substrate member 101 as the upper surface 101A. Further, the second multilayer interconnection structure 22 having a similar configuration to the first multilayer interconnection structure 21 is formed on the same side of the substrate member 101 as the lower surface 101B.
In this manner, multilayer interconnection structures having similar configurations (i.e., the first and second multilayer interconnection structures 21 and 22 in the present embodiment) are concurrently formed on both surfaces of the resin member 18 (i.e., on the surfaces 41A and 42A of the first and second resin members 41 and 42). This makes it possible to reduce the warpage of the semiconductor device 10 at the time of manufacture.
The first multilayer interconnection structure 21 is formed on the same side of the substrate member 101 as the upper surface 101A. Also, the second multilayer interconnection structure 22 is formed on the same side of the substrate member 101 as the lower surface 101B. This makes it possible to further increase the extent of multilayer interconnection structures.
In the process step illustrated in
In the process step illustrated in
According to the method of manufacturing a semiconductor device of the present embodiment, the substrate member 101 serving as a basis for plural reinforcement plates 11 has substantially the same thickness as the chip core 33, and is made of the same material as the semiconductor substrate 37. The first insulating resin layer 103 in a semi-cured state is attached to the lower surface 101B of the substrate member 101 to seal the lower end of the accommodating hole 27. At the position where the first insulating resin layer 103 is exposed through the accommodating hole 27, the back surface 335 of the chip core 33 is brought in contact with the upper surface 103A of the first insulating resin layer 103. The semiconductor chip 15 having the internal connection terminals 16 formed thereon is thus placed in the accommodating hole 27. The second insulating resin layer 106 in the semi-cured state is attached to the upper surface 101A of the substrate member 101, the electrode pad forming surface 33A of the chip core 33, and the side faces of the internal connection terminals 16. The second insulating resin layer 106 in the semi-cured state thus seals the upper end of the accommodating hole 27. Further, the end faces 16A are formed at the tips of the internal connection terminals 16, followed by causing the first and second insulating resin layers 103 and 106 in the semi-cured state to fully cure, with the second insulating resin layer 106 being urged, to form the resin member 18. Consequently, the substrate member 101 having the same thermal expansion coefficient as the semiconductor substrate 37 is securely placed around the side faces of the semiconductor chip 15. With this arrangement, a difference in thermal expansion coefficients between the semiconductor chip 15 and the reinforcement plate 11 situated around the semiconductor chip 15 is made small. This serves to reduce the warpage of the semiconductor device 10 caused by a mismatch in thermal expansion coefficients between the semiconductor chip 15 and the reinforcement plate 11.
Moreover, multilayer interconnection structures having similar configurations (i.e., the first and second multilayer interconnection structures 21 and 22 in the present embodiment) are concurrently formed on both surfaces of the resin member 18 (i.e., on the surfaces 41A and 42A of the first and second resin members 41 and 42). This makes it possible to reduce the warpage of the semiconductor device 10 at the time of manufacture.
Further, the first multilayer interconnection structure 21 is formed on the same side of the substrate member 101 as the upper surface 101A. Also, the second multilayer interconnection structure 22 is formed on the same side of the substrate member 101 as the lower surface 101B. This makes it possible to further increase the extent of multilayer interconnection structures.
In regard to the method of manufacturing the semiconductor device 10 of the present embodiment, a description has been given of an example in which the semiconductor chip 15 having the internal connection terminals 16 with pointed ends is attached to the upper surface 103A of the first insulating resin layer 103 in
Further, the present invention is not limited to these embodiments, but various variations and modifications may be made without departing from the scope of the present invention.
The present application is based on Japanese priority application No. 2009-146016 filed on Jun. 19, 2009, with the Japanese Patent Office, the entire contents of which are hereby incorporated by reference.
| Number | Date | Country | Kind |
|---|---|---|---|
| 2009-146016 | Jun 2009 | JP | national |
| Number | Name | Date | Kind |
|---|---|---|---|
| 6020629 | Farnworth et al. | Feb 2000 | A |
| 6271469 | Ma et al. | Aug 2001 | B1 |
| 6472746 | Taniguchi et al. | Oct 2002 | B2 |
| 8101868 | Ito et al. | Jan 2012 | B2 |
| 20040201085 | Ogawa et al. | Oct 2004 | A1 |
| 20050258548 | Ogawa et al. | Nov 2005 | A1 |
| 20080211083 | Kang et al. | Sep 2008 | A1 |
| 20090072384 | Wong et al. | Mar 2009 | A1 |
| Number | Date | Country |
|---|---|---|
| 2005-050737 | Feb 2002 | JP |
| 2004-356649 | Dec 2004 | JP |
| WO2007043714 | Apr 2007 | WO |
| Entry |
|---|
| Office Action dated Dec. 4, 2012 issued with respect to the basic Japanese Patent Application No. 2009-146016. |
| Number | Date | Country | |
|---|---|---|---|
| 20100320594 A1 | Dec 2010 | US |
