The present disclosure relates to a semiconductor device.
Semiconductor devices with power switching elements such as MOSFETs (Metal Oxide Semiconductor Field Effect Transistors) or IGBTs (Insulated Gate Bipolar Transistors) are conventionally known. These semiconductor devices are used in a variety of electronic equipment, including industrial equipment, home appliances, information terminals, and automotive equipment. A conventional semiconductor device (power module) is disclosed in JP-A-2021-190505. The semiconductor device disclosed in JP-A-2021-190505 includes a semiconductor element and a support substrate (ceramic substrate). The semiconductor element is, for example, an IGBT made of Si (silicon). The support substrate supports the semiconductor element. The support substrate includes an insulating base and a conductive layer provided on each side of the base. The base is made of, for example, a ceramic material. The conductive layers are made of Cu (copper), for example. The semiconductor element is bonded to one of the conductive layers.
The following describes preferred embodiments of the present disclosure in detail with reference to the drawings. First, a semiconductor device based on a first aspect of the present disclosure will be described with reference to
In the present disclosure, the terms such as “first”, “second”, and “third” are used merely as labels and are not intended to impose ordinal requirements on the items to which these terms refer.
In the description of the present disclosure, the expression “An object A is formed in an object B”, and “An object A is formed on an object B” imply the situation where, unless otherwise specifically noted, “the object A is formed directly in or on the object B”, and “the object A is formed in or on the object B, with something else interposed between the object A and the object B”. Likewise, the expression “An object A is disposed in an object B”, and “An object A is disposed on an object B” imply the situation where, unless otherwise specifically noted, “the object A is disposed directly in or on the object B”, and “the object A is disposed in or on the object B, with something else interposed between the object A and the object B”. Further, the expression “An object A is located on an object B” implies the situation where, unless otherwise specifically noted, “the object A is located on the object B, in contact with the object B”, and “the object A is located on the object B, with something else interposed between the object A and the object B”. Still further, the expression “An object A overlaps with an object B as viewed in a certain direction” implies the situation where, unless otherwise specifically noted, “the object A overlaps with the entirety of the object B”, and “the object A overlaps with a part of the object B”. Furthermore, in the description of the present disclosure, the expression “A surface A faces (a first side or a second side) in a direction B” is not limited to the situation where the angle of the surface A to the direction B is 90° and includes the situation where the surface A is inclined with respect to the direction B.
For the convenience of description, three mutually orthogonal directions are defined as an x direction, a y direction, and a z direction. The z direction is one example of the thickness direction, and the x direction is one example of the first direction. Further, one side in the x direction is referred to as the x1 side in the x direction, whereas the other side in the x direction is referred to as the x2 side in the x direction. Also, one side in the y direction is referred to as the y1 side in the y direction, whereas the other side in the y direction is referred to as the y2 side in the y direction. Also, one side in the z direction is referred to as the z1 side in the z direction, whereas the other side in the z direction is referred to as the z2 side in the z direction.
Each of the first semiconductor elements 10A and the second semiconductor elements 10B is an electronic component as a core for the function of the semiconductor device A1. The constituent material of the first semiconductor elements 10A and the second semiconductor elements 10B is, for example, a semiconductor material mainly composed of SiC (silicon carbide). The semiconductor material is not limited to SiC, and may be, for example, Si (silicon), GaN (gallium nitride) or C (diamond). Each of the first semiconductor elements 10A and the second semiconductor elements 10B is a power semiconductor chip having a switching function, such as a MOSFET (Metal Oxide Semiconductor Field Effect Transistor). The first semiconductor elements 10A and the second semiconductor elements 10B are MOSFETs in the present embodiment, but are not limited to these and may be other transistors such as IGBTs (Insulated Gate Bipolar Transistors). The first semiconductor elements 10A and the second semiconductor elements 10B are all identical with each other. Each of the first semiconductor elements 10A and the second semiconductor elements 10B is, for example, an n-channel MOSFET, but may be a p-channel MOSFET.
As shown in
In the present embodiment, the semiconductor device A1 includes four first semiconductor elements 10A and four second semiconductor elements 10B. However, the number of first semiconductor elements 10A and the number of second semiconductor elements 10B are not limited to this configuration, and may be changed as appropriate in accordance with the performance required of the semiconductor device A1. In the example shown in
The semiconductor device A1 may be configured as a half-bridge type switching circuit. In this case, the first semiconductor elements 10A constitute the upper arm circuit of the semiconductor device A1, and the second semiconductor elements 10B constitute the lower arm circuit. In the upper arm circuit, the first semiconductor elements 10A are connected in parallel with each other. In the lower arm circuit, the second semiconductor elements 10B are connected in parallel with each other. Each first semiconductor element 10A and a relevant second semiconductor element 10B are connected in series to form a bridge layer.
As shown in
As shown in
Each of the first semiconductor elements 10A and the second semiconductor elements 10B has a first obverse-surface electrode 11, a second obverse-surface electrode 12, a third obverse-surface electrode 13, and a reverse-surface electrode 15. The configurations of the first obverse-surface electrode 11, the second obverse-surface electrode 12, the third obverse-surface electrode 13 and the reverse-surface electrode 15 described below are common to the first semiconductor elements 10A and the second semiconductor elements 10B. The first obverse-surface electrode 11, the second obverse-surface electrode 12, and the third obverse-surface electrode 13 are provided on the element obverse surface 101. The first obverse-surface electrode 11, the second obverse-surface electrode 12, and the third obverse-surface electrode 13 are insulated from each other by an insulating film, not shown. The reverse-surface electrode 15 is provided on the element reverse surface 102.
The first obverse-surface electrode 11 is, for example, a gate electrode, through which a drive signal (e.g., gate voltage) for driving the first semiconductor element 10A (the second semiconductor element 10B) is inputted. In each first semiconductor element 10A (each second semiconductor element 10B), the second obverse-surface electrode 12 is, for example, a source electrode, through which a source current flows. The second obverse-surface electrode 12 of the present embodiment has a gate finger 121. The gate finger 121 is made of, for example, a linear insulator extending in the x direction and divides the second obverse-surface electrode 12 into two parts in the y direction. The third obverse-surface electrode 13 is, for example, a source sense electrode, through which a source current flows. The reverse-surface electrode 15 is, for example, a drain electrode, through which a drain current flows. The reverse-surface electrode 15 covers the entire (or almost entire) region of the element reverse surface 102. The reverse-surface electrode 15 is formed, for example, by Ag (silver) plating.
Each of the first semiconductor elements 10A (the second semiconductor elements 10B) switches between a conducting state and a disconnected state in response to a drive signal (gate voltage) inputted to the first obverse-surface electrode 11 (the gate electrode). In the conducting state, a current flows from the reverse-surface electrode 15 (the drain electrode) to the second obverse-surface electrode 12 (the source electrode). In the disconnected state, this current does not flow. That is, each first semiconductor element 10A (each second semiconductor element 10B) performs a switching operation. The semiconductor device A1 uses the switching function of the first semiconductor elements 10A and the second semiconductor elements 10B to convert the DC voltage inputted between the single fourth terminal 44 and the two, i.e., the first and the second terminals 41 and 42 into e.g. AC voltage and outputs the AC voltage from the third terminal 43. Each of the first semiconductor elements 10A corresponds to the first switching element of the present disclosure. Each of the second semiconductor elements 10B corresponds to the second switching element of the present disclosure.
As shown in
The support substrate 3 supports the first semiconductor elements 10A and the second semiconductor elements 10B. The specific configuration of the support substrate 3 is not limited. The support substrate is provided by, for example, a DBC (Direct Bonded Copper) substrate or an AMB (Active Metal Brazing) substrate. The support substrate 3 includes an insulating layer 31, a support conductor 32, and a reverse-surface metal layer 33. The support conductor 32 includes the first conductive portion 32A and the second conductive portion 32B. The dimension of the support substrate 3 in the z direction is, for example, equal to or greater than 0.4 mm and equal to or less than 3.0 mm.
The insulating layer 31 is made of, for example, a ceramic material having excellent thermal conductivity. Examples of such a ceramic material include SiN (silicon nitride). The insulating layer 31 is not limited to a ceramic material and may be, for example, a sheet of insulating resin. The insulating layer 31 is, for example, rectangular in plan view. The dimension of the insulating layer 31 in the z direction is, for example, equal to or greater than 0.05 mm and equal to or less than 1.0 mm.
The first conductive portion 32A supports the first semiconductor elements 10A, and the second conductive portion 32B supports the second semiconductor elements 10B. The first conductive portion 32A and the second conductive portion 32B are formed on the upper surface (the surface facing the z1 side in the z direction) of the insulating layer 31. The constituent material of the first conductive portion 32A and the second conductive portion 32B includes, for example, Cu (copper). The constituent material may include Al (aluminum) instead of Cu (copper). The first conductive portion 32A and the second conductive portion 32B are spaced apart from each other in the x direction. The first conductive portion 32A is located on the x1 side in the x direction with respect to the second conductive portion 32B. The first conductive portion 32A and the second conductive portion 32B are, for example, rectangular in plan view. The first conductive portion 32A and the second conductive portion 32B, together with the first conductive member 5 and the second conductive member 6, form paths for the main circuit current switched by the first semiconductor elements 10A and the second semiconductor elements 10B.
The first conductive portion 32A has a first obverse surface 301A. The first obverse surface 301A is a flat surface facing the z1 side in the z direction. The first obverse surface 301A of the first conductive portion 32A has the first semiconductor elements 10A bonded thereto via a conductive bonding material 19. The second conductive portion 32B has a second obverse surface 301B. The second obverse surface 301B is a flat surface facing the z1 side in the z direction. The second obverse surface 301B of the second conductive portion 32B has the second semiconductor elements 10B bonded thereto via a conductive bonding material 19. The constituent material of the conductive bonding material 19 is not limited, and may be solder, metal paste or sintered metal, for example. The dimension of the first conductive portion 32A and the second conductive portion 32B in the z direction is, for example, equal to or greater than 0.1 mm and equal to or less than 1.5 mm.
The reverse-surface metal layer 33 is formed on the lower surface (the surface facing the z2 side in the z direction) of the insulating layer 31. The constituent material of the reverse-surface metal layer 33 is the same as that of the support conductor 32. The reverse-surface metal layer 33 has a reverse surface 302. The reverse surface 302 is the surface facing the z2 side in the z direction. In the example shown in
Each of the first terminal 41, the second terminal 42, the third terminals 43, and the fourth terminal 44 is made of a metal plate. The metal plate contains, for example, Cu (copper) or a copper alloy. In the example shown in
The DC voltage to be converted is inputted to the first terminal 41, the second terminal 42, and the fourth terminal 44. The fourth terminal 44 is a positive electrode (P terminal), and each of the first terminal 41 and the second terminal 42 is a negative electrode (N terminal). The AC voltage converted by the first semiconductor elements 10A and the second semiconductor elements 10B is outputted from the third terminals 43. Each of the first terminal 41, the second terminal 42, the third terminals 43, and the fourth terminal 44 includes a portion covered with the sealing resin 8 and a portion exposed from the sealing resin 8.
As shown in
The first terminal 41 and the second terminal 42 electrically conduct to the second conductive member 6. In the present embodiment, the first terminal 41 and the second conductive member 6 are integrally formed. “The first terminal 41 and the second conductive member 6 are integrally formed” means that they are formed, for example, by cutting and bending a single metal plate, and no bonding material or the like for bonding them together is included. Also, in the present embodiment, the second terminal 42 and the second conductive member 6 are integrally formed. The first terminal 41 and the second terminal 42 can have other configurations as long as they electrical conduct to the second conductive member 6, and may include bond portions where these terminals are bonded to the second conductive member, unlike the present embodiment. As shown in
As shown in
As understood from
The control terminals 45 are pin-shaped terminals for controlling the first semiconductor elements 10A and the second semiconductor elements 10B. The control terminals 45 are, for example, press-fit terminals. The control terminals 45 include a plurality of first control terminals 46A to 46E and a plurality of second control terminals 47A to 47D. The first control terminals 46A to 46E are used to control the first semiconductor elements 10A, for example. The second control terminals 47A to 47D are used to control the second semiconductor elements 10B, for example.
The first control terminals 46A to 46E are spaced apart from each other in the y direction. As shown in
The first control terminal 46A is a terminal (a gate terminal) for inputting a drive signal for the first semiconductor elements 10A. A drive signal for driving the first semiconductor elements 10A is inputted (e.g., a gate voltage is applied) to the first control terminal 46A.
The first control terminal 46B is a terminal (a source sense terminal) for detecting a source signal of the first semiconductor elements 10A. The voltage applied to the second obverse-surface electrode 12 (the source electrode) of each first semiconductor element 10A (the voltage corresponding to the source current) is detected from the first control terminal 46B.
The first control terminal 46C and the first control terminal 46D are terminals electrically conducing to a thermistor 17.
The first control terminal 46E is a terminal (a drain sense terminal) for detecting a drain signal of the first semiconductor elements 10A. The voltage applied to the reverse-surface electrode 15 (the drain electrode) of each first semiconductor element 10A (the voltage corresponding to the drain current) is detected from the first control terminal 46E.
The second control terminals 47A to 47D are spaced apart from each other in the y direction. As shown in
The second control terminal 47A is a terminal (a gate terminal) for inputting a drive signal for the second semiconductor elements 10B. A drive signal for driving the second semiconductor elements 10B is inputted (e.g., a gate voltage is applied) to the second control terminal 47A. The second control terminal 47B is a terminal (a source sense terminal) for detecting a source signal of the second semiconductor elements 10B. The voltage applied to the second obverse-surface electrode 12 (the source electrode) of each second semiconductor element 10B (the voltage corresponding to the source current) is detected from the second control terminal 47B. The second control terminal 47C and the second control terminal 47D are terminals electrically conducting to a thermistor 17.
Each of the control terminals 45 (the first control terminals 46A to 46E and the second control terminals 47A to 47E) includes a holder 451 and a metal pin 452.
The holders 451 are made of an electrically conductive material. As shown in
The tubular portion 453 extends in the z direction and is, for example, cylindrical. The tubular portion 453 has a first outer side surface 453a and a first inner side surface 453b. The first outer side surface 453a faces radially outward of the tubular portion 453 as viewed in the z direction and extends in the z direction. The first inner side surface 453b faces the opposite side from the first outer side surface 453a, i.e., faces radially inward of the tubular portion 453 as viewed in the z direction and extends in the z direction.
The first flange portion 454 is connected to the end on the z1 side in the z direction of the tubular portion 453. The first flange portion 454 has a first surface 454a and a second surface 454b. The first surface 454a faces the z1 side in the z direction. The first surface 454a is located at the end on the z1 side in the z direction of the holder 451. The first surface 454a has the shape of a loop (a circular loop or a rectangular loop) as viewed in the z direction. The second surface 454b is located on the z2 side in the z direction relative to the first surface 454a and faces the z2 side in the z direction.
The second flange portion 455 is connected to the end on the z2 side in the z direction of the tubular portion 453. In the present embodiment, the second flange portion 455 is bonded to the control terminal support 48 (the first metal layer 482, described later) via a conductive bonding material 459.
A metal pin 452 is inserted in at least the first flange portion 454 and the tubular portion 453 of each holder 451. A part of the holder 451 is covered with the sealing resin 8. At least the first outer side surface 453a (tubular portion 453) is in contact with the sealing resin 8. In the example shown in
Each metal pin 452 is a bar-shaped member extending in the z direction. The metal pin 452 is supported by being press-fitted into a holder 451. The metal pin 452 electrically conducts to the control terminal support 48 (the first metal layer 482, described below) at least via the holder 451. In the example shown in
The control terminal support 48 supports the control terminals 45. The control terminal support 48 is interposed between the first and the second obverse surfaces 301A and 301B and the control terminals 45 in the z direction.
The control terminal support 48 includes a first support portion 48A and a second support portion 48B. The first support portion 48A is disposed on the first conductive portion 32A and supports the first control terminals 46A to 46E of the control terminals 45. As shown in
The control terminal support 48 (each of the first support portion 48A and the second support portion 48B) is provided by a DBC (Direct Bonded Copper) substrate, for example. The control terminal support 48 includes an insulating layer 481, a first metal layer 482, and a second metal layer 483 laminated on top of each other.
The insulating layer 481 is made of, for example, a ceramic material. The insulating layer 481 is, for example, rectangular in plan view.
As shown in
The first portion 482A, to which a plurality of wires 71 are bonded, electrically conducts to the first obverse-surface electrodes 11 (gate electrodes) of the first semiconductor elements 10A (the second semiconductor elements 10B) via the wires 71. A plurality of wires 73 are connected to the first portion 482A and the sixth portion 482F. Thus, the sixth portion 482F electrically conducts to the first obverse-surface electrodes 11 (gate electrodes) of the first semiconductor elements 10A (the second semiconductor elements 10B) via the wires 73 and the wires 71. As shown in
The second portion 482B, to which a plurality of wires 72 are bonded, electrically conducts to the third obverse-surface electrodes 13 (source sense electrodes) of the first semiconductor elements 10A (the second semiconductor elements 10B) via the wires 72. As shown in
A thermistor 17 is bonded to the third portion 482C and the fourth portion 482D. As shown in
The fifth portion 482E of the first support portion 48A, to which a wire 74 is bonded, electrically conducts to the first conductive portion 32A via the wire 74. As shown in
As shown in
The first conductive member 5 and the second conductive member 6, together with the first conductive portion 32A and the second conductive portion 32B, constitute a path for the main circuit current switched by the first semiconductor elements 10A and the second semiconductor elements 10B. The first conductive member 5 and the second conductive member 6 are spaced apart from first obverse surface 301A and the second obverse surface 301B to the z1 side in the z direction and overlap with the first obverse surface 301A and the second obverse surface 301B in plan view. In the present embodiment, the first conductive member 5 and the second conductive member 6 are made of metal plates. The metal includes, for example, Cu (copper) or a Cu (copper) alloy. Specifically, the first conductive member 5 and the second conductive member 6 are metal plates that are bent as appropriate.
The first conductive member 5 is connected to the second obverse-surface electrode 12 (the source electrode) of each first semiconductor element 10A and the second conductive portion 32B to electrically conduct the second obverse-surface electrode 12 of each first semiconductor element 10A and the second conductive portion 32B. The first conductive member 5 constitutes a path for the main circuit current switched by the first semiconductor elements 10A. As shown in
The main portion 51 is located between the first semiconductor elements 10A and the second conductive portion 32B in the x direction and has a strip shape extending in the y direction in plan view. The main portion 51 overlaps with both of the first conductive portion 32A and the second conductive portion 32B in plan view and is spaced apart from the first obverse surface 301A and the second obverse surface 301B to the z1 side in the z direction. As shown in
In the present embodiment, the main portion 51 is parallel to the first obverse surface 301A and the second obverse surface 301B.
As shown in
In the present embodiment, each of the first openings 514 overlaps with the gap between the first conductive portion 32A and the second conductive portion 32B in plan view as shown in
As shown in
The second conductive member 6 electrically conducts the second obverse-surface electrode 12 (source electrode) of each second semiconductor element 10B and the first and the second terminals 41 and 42. The second conductive member 6 is integrally formed with the first terminal 41 and the second terminal 42. The second conductive member 6 constitutes a path for the main circuit current switched by the second semiconductor elements 10B. As shown in
The third bond portions 61 are individually bonded to the second semiconductor elements 10B. Each of the third bond portions 61 and the second obverse-surface electrode 12 of a relevant second semiconductor element 10B are bonded via a conductive bonding material 69. The constituent material of the conductive bonding materials 69 is not particularly limited, and may be solder, metal paste or sintered metal, for example. In the present embodiment, each third bond portion 61 has two flat sections 611 and two first inclined sections 612.
The two flat sections 611 are aligned in the y direction. The two flat sections 611 are spaced apart from each other in the y direction. The shape of the flat sections 611 is not limited, but is rectangular in the illustrated example. The two flat sections are bonded to the second obverse-surface electrode 12 of the second semiconductor element 10B to flank the gate finger 121 of the second obverse-surface electrode 12 in the y direction.
The two first inclined sections 612 are connected to the outer edges of the two flat sections 611 in the y direction. That is, the first inclined section 612 located on the y1 side in the y direction is connected to the edge on the y1 side in the y direction of the flat section 611 located on the y1 side in the y direction. Also, the first inclined section 612 located on the y2 side in the y direction is connected to the edge on the y2 side in the y direction of the flat section 611 located on the y2 side in the y direction. Each first inclined section 612 is inclined to extend toward the z1 side in the z direction as it becomes farther away from the flat section 611 in the y direction.
The first path portion 64 is interposed between the third bond portions 61 and the first terminal 41. In the illustrated example, the first path portion 64 is connected to the first terminal 41 via the first stepped portion 602. The first path portion 64 overlaps with the first conductive portion 32A in plan view. The first path portion 64 has a shape extending in the x direction as a whole.
The first path portion 64 includes a first strip portion 641 and a first extension portion 643. The first strip portion 641 is located on the x2 side in the x direction with respect to the first terminal 41 and is generally parallel to the first obverse surface 301A. The first strip portion 641 has a shape extending in the x direction as a whole. In the illustrated example, the first strip portion 641 has a recess 649. The recess 649 is the portion where a part of the first strip portion 641 is recessed toward the y1 side in the y direction. In
The first extension portion 643 extends toward the z2 side in the z direction from the side edge of the first strip portion 641 on the y1 side in the y direction. The first extension portion 643 is spaced apart from the first conductive portion 32A. In the illustrated example, the first extension portion 643 extends along the z direction and has a rectangular shape elongated in the x direction. Incidentally, the first path portion 64 may not have the first extension portion 643.
The second path portion 65 is interposed between the third bond portions 61 and the second terminal 42. In the illustrated example, the second path portion 65 is connected to the second terminal 42 via the second stepped portion 603. The second path portion 65 overlaps with the first conductive portion 32A in plan view. The second path portion 65 has a shape extending in the x direction as a whole.
The second path portion 65 includes a second strip portion 651 and a second extension portion 653. The second strip portion 651 is located on the x2 side in the x direction with respect to the second terminal 42 and is generally parallel to the first obverse surface 301A. The second strip portion 651 has a shape extending in the x direction as a whole. In the illustrated example, the second strip portion 651 has a recess 659. The recess 659 is the portion where a part of the second strip portion 651 is recessed toward the y2 side in the y direction. In
The second extension portion 653 extends toward the z2 side in the z direction from the side edge of the second strip portion 651 on the y2 side in the y direction. The second extension portion 653 is spaced apart from the first conductive portion 32A. As with the first extension portion 643, the second extension portion 653 extends along the z direction and has a rectangular shape elongated in the x direction. Incidentally, the second path portion 65 may not have the second extension portion 653.
The third path portions 66 are individually connected to the third bond portions 61. The third path portions 66, each extending in the x direction, are spaced apart from each other in the y direction. The number of third path portions 66 is not limited. In the illustrated example, five third path portions 66 are disposed. Each of the third path portions 66 is disposed to be located between the second semiconductor elements 10B in the y direction or on the outer side of the second semiconductor elements 10B in the y direction.
The two third path portions 66 located on opposite outer sides in the y direction are formed with recesses 669. The recesses 669 are recessed from the inner side toward the outer side in the y direction. In the illustrated example, one recess 669 is formed in each of the two third path portions 66. In
In the present embodiment, one third bond portion 61 is disposed between two adjacent third path portions 66 in the y direction. In each third bond portion 61, the first inclined section 612 located on the y1 side in the y direction is connected to one of the two third path portions 66 adjacent in the y direction that is located on the y1 side in the y direction. In each third bond portion 61, the first inclined section 612 located on the y2 side in the y direction is connected to one of the two third path portions 66 adjacent in the y direction that is located on the y2 side in the y direction.
The fourth path portion 67 is connected to the ends on the x1 side in the x direction of the plurality of third path portions 66. The fourth path portion 67 has a shape elongated in the y direction. The fourth path portion 67 is connected to the ends on the x2 side in the x direction of the first strip portion 641 of the first path portion 64 and the second strip portion 651 of the second path portion 65. In the illustrated example, the first path portion 64 is connected to the end on the y1 side in the y direction of the fourth path portion 67. The second path portion 65 is connected to the end on the y2 side in the y direction of the fourth path portion 67.
The sealing resin 8 covers the first semiconductor elements 10A, the second semiconductor elements 10B, the support substrate 3 (excluding the reverse surface 302), a part of each of the first terminal 41, the second terminal 42, the third terminals 43 and the fourth terminal 44, a part of each of the control terminals 45, the control terminal support 48, the first conductive member 5, the second conductive member 6, and the wires 71 to 74. The sealing resin 8 is made of, for example, black epoxy resin. The sealing resin 8 is formed by, for example, molding. The sealing resin 8 has dimensions of, for example, about 35 mm to 60 mm in the x direction, about 35 mm to 50 mm in the y direction, and about 4 mm to 15 mm in the z direction. These dimensions are the size of the largest portion along each direction. The sealing resin 8 has a resin obverse surface 81, a resin reverse surface 82, and a plurality of resin side surfaces 831 to 834.
As shown in
In the present embodiment, the resin obverse surface 81 is formed with a plurality of first recesses 810, as shown in
As shown in
The recess bottom surface 812 surrounds the first surface 454a of the holder 451 (the first flange portion 454) in plan view. The first surface 454a and the recess bottom surface 812 are flush with each other. The first recess 810 having such a configuration is a trace of forming the sealing resin 8 by molding while pressing the upper end (first flange portion 454) of the holder 451 with a pin or the like having a shape corresponding to first recess 810, for example. In each of the variations described later as well, the first recess 810 is a trace from the molding process. The first flange portion 454 is located on the z2 side in the z direction with respect to the resin obverse surface 81. As shown in
The first surface 454a, which is flush with the recess bottom surface 812, is located at a position different from the resin obverse surface 81 in the z direction. Specifically, the first surface 454a is located on the z2 side in the z direction with respect to the resin obverse surface 81. In the present embodiment, the first dimension L1, which is the distance between the resin obverse surface 81 and the first surface 454a in the z direction, is smaller than the second dimension L2, which is the length of the holder 451 in the z direction. Preferably, the ratio of the distance in the z direction between the resin obverse surface 81 and the first surface 454a (the first dimension L1) to the length of holder 451 in the z direction (the second dimension L2) is equal to or greater than ⅓.
Although the recess inner side surface 811 is cylindrical in the example shown in
As shown in
As shown in
The semiconductor device A1 may be mechanically fixed to a control circuit board or the like by screwing, for example. In such a case, female threads can be formed on the inner wall surfaces 851c of the recesses 851b of the protrusions 851. Insert nuts may be embedded in the recesses 851b of the protrusions 851.
Next, the effects of the present embodiment will be described.
Each of the holders 451 constituting the control terminals 45 has the first surface 454a and the first outer side surface 453a. The first surface 454a is located at the end on the z1 side in the z direction of the holder 451. The first surface 454a is located at a position different from the resin obverse surface 81 in the z direction. The first outer side surface 453a extends in the z direction and is in contact with the sealing resin 8. The metal pins 452 constituting the control terminals 45 protrude beyond the resin obverse surface 81 toward the z1 side in the z direction. With such a configuration, the control terminals 45 are located in the regions surrounded by the resin obverse surface 81 (sealing resin 8) in plan view. The semiconductor device A1 having such a configuration allows reduction in size in plan view. Further, the first surface 454a is located at a position different from the resin obverse surface 81 in the z direction. Such a configuration increases the creepage distance between adjacent control terminals 45 along the surfaces (resin obverse surface 81, etc.) of the sealing resin 8. Thus, the semiconductor device A1 is suitable for increasing the withstand voltage of adjacent control terminals 45 while reducing the size in plan view.
The holder 451 includes the tubular portion 453 extending in the z direction and the first flange portion 454 connected to the end on the z1 side in the z direction of the tubular portion 453. The first flange portion 454 has the first surface 454a facing toward the z1 side in the z direction. The sealing resin 8 has the first recess 810. The first recess 810 is recessed from the resin obverse surface 81 toward the z1 side in the z direction. The first flange portion 454 is located on the z2 side in the z direction with respect to the resin obverse surface 81. The sealing resin 8 having the first recess 810 allows the first surface 454a (the first flange portion 454) to be appropriately located at a position different from the resin obverse surface 81 in the z direction.
Further, the first recess 810 overlaps with the entirety of the tubular portion 453 in plan view (as viewed in the z direction). With such a configuration, when the metal pin 452 is press-fitted into the holder 451, it is possible to insert the metal pin 452 into the holder 451 (tubular portion 453) while advancing the lower end of the metal pin 452 through the first recess 810. This facilitates the press-fitting work.
The first recess 810 has the recess inner side surface 811 and the recess bottom surface 812. The recess bottom surface 812 faces the z1 side in the z direction and surrounds the first surface 454a in the z direction. The entirety of the first surface 454a is exposed from the sealing resin 8. With such a configuration, the first surface 454a (first flange portion 454), which is surrounded by the recess bottom surface 812, is clearly visible in plan view. This facilitates the work of press-fitting the metal pin 452 into the holder 451. Further, the configuration in which the recess bottom surface 812 of the first recess 810 surrounds the first surface 454a (the first flange portion 454) in plan view can increase the creepage distance between adjacent control terminals 45 along the surfaces of the sealing resin 8. This is favorable for increasing the withstand voltage of adjacent control terminals 45.
The distance between the resin obverse surface 81 and the first surface 454a in the z direction (the first dimension L1) is smaller than the length of the holder 451 in the z direction (the second dimension L2). The ratio of the distance in the z direction between the resin obverse surface 81 and the first surface 454a (the first dimension L1) to the length of holder 451 in the z direction (the second dimension L2) is, for example, equal to or greater 50%. Such a configuration makes it possible to increase the creepage distance between adjacent control terminals 45 along the surfaces of the sealing resin 8 while avoiding an increase in the dimension of the sealing resin 8 in the z direction.
The semiconductor device A11 of the present variation differs from the semiconductor device A1 of the above-described embodiment in the configuration of the first recesses 810. In the semiconductor device A11, each first recess 810 has a recess end edge 813 and a cylindrical inner side surface 814. The cylindrical inner side surface 814 has a cylindrical shape extending from the resin obverse surface 81 toward the z2 side in the z direction. The recess end edge 813 is located at the lower end (the end on the z2 side in the z direction) of the cylindrical inner side surface 814. The recess end edge 813 is in contact with the first surface 454a. In the present variation, the recess end edge 813 is in contact with the first surface 454a at a radially intermediate position. A radially outer portion of the first surface 454a is covered with the sealing resin 8, and the remaining radially inner portion is exposed from the sealing resin 8. The outer periphery of the first flange portion 454 surrounds the first recess 810 in plan view. That is, the diameter (the maximum value of the inner diameter) of the first recess 810 is smaller than the outer diameter of the first flange portion 454. Although the cylindrical inner side surface 814 is cylindrical in the example shown in
In the semiconductor device A11 of the present variation, each of the holders 451 constituting the control terminals 45 has the first surface 454a and the first outer side surface 453a. The first surface 454a is located at the end on the z1 side in the z direction of the holder 451. The first surface 454a is located at a position different from the resin obverse surface 81 in the z direction. The first outer side surface 453a extends in the z direction and is in contact with the sealing resin 8. The metal pins 452 constituting the control terminals 45 protrude beyond the resin obverse surface 81 toward the z1 side in the z direction. With such a configuration, the control terminals 45 are located in the regions surrounded by the resin obverse surface 81 (sealing resin 8) in plan view. The semiconductor device A11 having such a configuration allows reduction in size in plan view. Further, the first surface 454a is located at a position different from the resin obverse surface 81 in the z direction. Such a configuration increases the creepage distance between adjacent control terminals 45 along the surfaces (resin obverse surface 81, etc.) of the sealing resin 8. Thus, the semiconductor device A11 is suitable for increasing the withstand voltage of adjacent control terminals 45 while reducing the size in plan view. In addition, a configuration in common with the semiconductor device A1 of the above-described embodiment provides the same effects as the above-described embodiment.
Each of the first recesses 810 has a recess end edge 813, a cylindrical inner side surface 814, and a tapered inner side surface 815. The cylindrical inner side surface 814 has a cylindrical shape extending from the resin obverse surface 81 toward the z2 side in the z direction. The tapered inner side surface 815 is connected to the lower end (the end on the z2 side in the z direction) of the cylindrical inner side surface 814. The recess end edge 813 is located at the lower end (the end on the z2 side in the z direction) of the tapered inner side surface 815. The tapered inner side surface 815 is inclined such that the inner diameter increases toward the z1 side in the z direction. The recess end edge 813 is in contact with the first surface 454a. In the present variation, the recess end edge 813 is in contact with the first surface 454a at a radially intermediate position. A radially outer portion of the first surface 454a is covered with the sealing resin 8, and the remaining radially inner portion is exposed from the sealing resin 8. The outer periphery of the first flange portion 454 surrounds the first recess 810 in plan view.
In the semiconductor device A12 of the present variation, each of the holders 451 constituting the control terminals 45 has the first surface 454a and the first outer side surface 453a. The first surface 454a is located at the end on the z1 side in the z direction of the holder 451. The first surface 454a is located at a position different from the resin obverse surface 81 in the z direction. The first outer side surface 453a extends in the z direction and is in contact with the sealing resin 8. The metal pins 452 constituting the control terminals 45 protrude beyond the resin obverse surface 81 toward the z1 side in the z direction. With such a configuration, the control terminals 45 are located in the regions surrounded by the resin obverse surface 81 (sealing resin 8) in plan view. The semiconductor device A12 having such a configuration allows reduction in size in plan view. Further, the first surface 454a is located at a position different from the resin obverse surface 81 in the z direction. Such a configuration increases the creepage distance between adjacent control terminals 45 along the surfaces (resin obverse surface 81, etc.) of the sealing resin 8. Thus, the semiconductor device A12 is suitable for increasing the withstand voltage of adjacent control terminals 45 while reducing the size in plan view.
The recess end edge 813 of the first recess 810, which is located on the z2 side in the z direction, is in contact with the first surface 454a of the first flange portion 454. Further, the first recess 810 has the tapered inner side surface 815 connected to the recess end edge 813, and the inner diameter of the tapered inner side surface 815 increases toward the z1 side in the z direction. With such a configuration, when the metal pin 452 is press-fitted into the holder 451, the metal pin 452 advanced into the first recess 810 can be guided by the tapered inner side surface 815 toward the holder 451 (tubular portion 453). This facilitates the work of press-fitting the metal pin 452 into the holder 451. In addition, a configuration in common with the semiconductor device A1 of the above-described embodiment provides the same effects as the above-described embodiment.
Each of the first recesses 810 has a recess end edge 813, a cylindrical inner side surface 814, and a tapered inner side surface 815. In the present variation, the shapes of the cylindrical inner side surface 814 and the tapered inner side surface 815 in the longitudinal section are the same as those of the semiconductor device A12 shown in
In the semiconductor device A13 of the present variation, each of the holders 451 constituting the control terminals 45 has the first surface 454a and the first outer side surface 453a. The first surface 454a is located at the end on the z1 side in the z direction of the holder 451. The first surface 454a is located at a position different from the resin obverse surface 81 in the z direction. The first outer side surface 453a extends in the z direction and is in contact with the sealing resin 8. The metal pins 452 constituting the control terminals 45 protrude from the resin obverse surface 81 toward the z1 side in the z direction. With such a configuration, the control terminals 45 are located in the regions surrounded by the resin obverse surface 81 (sealing resin 8) in plan view. The semiconductor device A13 having such a configuration allows reduction in size in plan view. Further, the first surface 454a is located at a position different from the resin obverse surface 81 in the z direction. Such a configuration increases the creepage distance between adjacent control terminals 45 along the surfaces (resin obverse surface 81, etc.) of the sealing resin 8. Thus, the semiconductor device A13 is suitable for increasing the withstand voltage of adjacent control terminals 45 while reducing the size in plan view.
The recess end edge 813 of the first recess 810, which is located on the z2 side in the z direction, is in contact with the first surface 454a of the first flange portion 454. Further, the first recess 810 has the tapered inner side surface 815 connected to the recess end edge 813, and the inner diameter of the tapered inner side surface 815 increases toward the z1 side in the z direction. With such a configuration, when the metal pin 452 is press-fitted into the holder 451, the metal pin 452 advanced into the first recess 810 can be guided by the tapered inner side surface 815 toward the holder 451 (tubular portion 453). Further, in the present variation, the recess end edge 813 is in contact with the radially inward edge of the first surface 454a. With such a configuration, when the metal pin is press-fitted into the holder 451, the metal pin 452 advanced into the first recess 810 can be reliably directed to the holder 451 (tubular portion 453). This further facilitates the work of press-fitting the metal pin 452 into the holder 451. In addition, a configuration in common with the semiconductor device A1 of the above-described embodiment provides the same effects as the above-described embodiment.
Each of the first recesses 810 has the recess inner side surface 811 and the recess bottom surface 812. In the example shown in
In the semiconductor device A14 of the present variation, each of the holders 451 constituting the control terminals 45 has the first surface 454a and the first outer side surface 453a. The first surface 454a is located at the end on the z1 side in the z direction of the holder 451. The first surface 454a is located at a position different from the resin obverse surface 81 in the z direction. The first outer side surface 453a extends in the z direction and is in contact with the sealing resin 8. The metal pins 452 constituting the control terminals 45 protrude beyond the resin obverse surface 81 toward the z1 side in the z direction. With such a configuration, the control terminals 45 are located in the regions surrounded by the resin obverse surface 81 (sealing resin 8) in plan view. The semiconductor device A14 having such a configuration allows reduction in size in plan view. Further, the first surface 454a is located at a position different from the resin obverse surface 81 in the z direction. Such a configuration increases the creepage distance between adjacent control terminals 45 along the surfaces (resin obverse surface 81, etc.) of the sealing resin 8. Thus, the semiconductor device A14 is suitable for increasing the withstand voltage of adjacent control terminals 45 while reducing the size in plan view. In addition, a configuration in common with the semiconductor device A1 of the above-described embodiment provides the same effects as the above-described embodiment.
In the present variation, the first resin fill portions 89 are loaded into the first recesses 810 to fill the first recesses 810. The resin fill portions 88 may be made of an epoxy resin as with the sealing resin 8, but may be made of a material different from the sealing resin 8. The present variation prevents foreign matter (including moisture) from entering the first recesses 810, which are exposed from the sealing resin 8. The semiconductor device A15 having the above-described configuration is favorable for increasing the durability and the reliability. In addition, the semiconductor device A15 has the same effects as those of the semiconductor device A1 of the above-described embodiment.
The first protrusions 852 protrude from the resin obverse surface 81 toward the z1 side in the z direction. The protrusions 852 are provided correspondingly to the control terminals 45 and overlap with the control terminals 45 in plan view. The metal pins 452 of the control terminals 45 protrude from the first protrusions 852. The first protrusions 852 are columnar. Each first protrusion 852 covers a part of the holder 451 of a control terminal 45. As shown in
The first protrusion 852 has a protrusion top surface 852a. The protrusion top surface 852a surrounds the first surface 454a of the holder 451 (the first flange portion 454) in plan view. The first surface 454a and the protrusion top surface 852a are flush with each other. The first surface 454a, which is flush with the protrusion top surface 852a, is located at a position different from the resin obverse surface 81 in the z direction. Specifically, the first surface 454a is located on the z1 side in the z direction with respect to the resin obverse surface 81.
Next, the effects of the present embodiment will be described.
In the semiconductor device A2 of the present embodiment, each of the holders 451 constituting the control terminals 45 has the first surface 454a and the first outer side surface 453a. The first surface 454a is located at the end on the z1 side in the z direction of the holder 451. The first surface 454a is located at a position different from the resin obverse surface 81 in the z direction. The first outer side surface 453a extends in the z direction and is in contact with the sealing resin 8. The metal pins 452 constituting the control terminals 45 protrude beyond the resin obverse surface 81 toward the z1 side in the z direction. With such a configuration, the control terminals 45 are located in the regions surrounded by the resin obverse surface 81 (sealing resin 8) in plan view. The semiconductor device A2 having such a configuration allows reduction in size in plan view. Further, the first surface 454a is located at a position different from the resin obverse surface 81 in the z direction. Such a configuration increases the creepage distance between adjacent control terminals 45 along the surfaces (resin obverse surface 81, etc.) of the sealing resin 8. Thus, the semiconductor device A2 is suitable for increasing the withstand voltage of adjacent control terminals 45 while reducing the size in plan view.
The sealing resin 8 has the first protrusion 852. The first protrusion 852 protrudes from the resin obverse surface 81 toward the z1 side in the z direction. The first flange portion 454 is located on the z1 side in the z direction with respect to the resin obverse surface 81. The sealing resin 8 having the first protrusion 852 allows the first surface 454a (the first flange portion 454) to be appropriately located at a position different from the resin obverse surface 81 in the z direction.
The semiconductor device according to the first aspect of the present disclosure is not limited to the above-described embodiments. Various modifications in design may be made freely in the specific structure of each part of the semiconductor device.
The first aspect of the present disclosure includes embodiments described in the following clauses 1 to 16.
A semiconductor device comprising:
The semiconductor device according to clause 1, wherein the holder includes a tubular portion extending in the thickness direction and a first flange portion connected to an end on the first side in the thickness direction of the tubular portion,
The semiconductor device according to clause 2, wherein the sealing resin includes a first recess that is recessed from the resin obverse surface toward the second side in the thickness direction,
The semiconductor device according to clause 3, wherein at least a part of the first surface is exposed from the sealing resin.
The semiconductor device according to clause 4, wherein the first surface is entirely exposed from the sealing resin,
The semiconductor device according to clause 3, wherein the first recess includes a recess end edge that is located on the second side in the thickness direction and in contact with the first surface.
The semiconductor device according to clause 6, wherein the first recess includes a tapered inner side surface connected to the recess end edge, and
The semiconductor device according to clause 6, wherein an outer periphery of the first flange portion surrounds the first recess as viewed in the thickness direction.
The semiconductor device according to any one of clauses 3 to 8, wherein a first dimension, which is a distance between the resin obverse surface and the first surface in the thickness direction, is smaller than a second dimension, which is a length of the holder in the thickness direction.
The semiconductor device according to clause 9, wherein a ratio of the first dimension to the second dimension is equal to or greater than ⅓.
The semiconductor device according to clause 3, further comprising a first resin fill portion loaded in the first recess.
The semiconductor device according to clause 2, wherein the sealing resin includes a first protrusion protruding from the resin obverse surface toward the first side in the thickness direction, and
The semiconductor device according to clause 12, wherein the first protrusion includes a protrusion top surface facing the first side in the thickness direction,
The semiconductor device according to clause 1 or 2, further comprising a support conductor supporting the terminal support, and at least one semiconductor element electrically connected to the at least one terminal,
The semiconductor device according to clause 14, wherein the at least one terminal is a control terminal for controlling the at least one semiconductor element.
The semiconductor device according to clause 15, wherein the support conductor includes a first conductive portion and a second conductive portion spaced apart from each other in a first direction orthogonal to the thickness direction,
Next, a semiconductor device according to a first embodiment based on a second aspect of the present disclosure will be described based on
In the following description, reference will be made to the thickness direction z, the first direction x, and the second direction y that are orthogonal to each other. The thickness direction z corresponds to the thickness direction of the semiconductor device B1. Also, “in plan view” means as viewed in the thickness direction z. The first direction x is orthogonal to the thickness direction z. The second direction y is orthogonal to the thickness direction z and the first direction x.
The semiconductor device B1 converts the DC power supply voltage applied to the first power terminal 14 and the two second power terminals 15 into AC power by the semiconductor elements 21. The converted AC power is inputted from the two third power terminals 16 to a power supply target, such as a motor.
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
Each of the power terminals 13 electrically conducts to the semiconductor elements 21. A current corresponding to the electric power before being converted by the semiconductor element 21 or a current corresponding to the electric power after being converted by the semiconductor element 21 flows in each power terminal 13. The plurality of power terminals 13 include a first power terminal 14, two second power terminals 15, and two third power terminals 16.
As shown in
To the two second power terminals 15 is bonded the second conductive member 32. The two second power terminals 15 electrically conduct to the second electrodes 212 of the second elements 21B via the second conductive member 32. The two second power terminals 15 are N terminals (negative electrode) to which a DC power supply voltage to be converted is applied. The two second power terminals 15 are spaced apart from each other in the second direction y. The first power terminal 14 is located between the two second power terminals 15. As shown in
As shown in
In the present embodiment, the semiconductor device B1 includes four first elements 21A and four second elements 21B. However, the number of first elements 21A and the number of second elements 21B are not limited to this configuration, and may be changed as appropriate in accordance with the performance required of the semiconductor device B1. In the example shown in
The semiconductor device B1 may be configured as a half-bridge type switching circuit. In this case, the first elements 21A constitute the upper arm circuit of the semiconductor device B1, and the second semiconductor elements 10B constitute the lower arm circuit. In the upper arm circuit, the first elements 21A are connected in parallel with each other. In the lower arm circuit, the second elements 21B are connected in parallel with each other. Each first element 21A and a relevant second element 21B are connected in series to form a bridge layer.
Each of the control terminals 45 is a pin-shaped terminal for controlling the first elements 21A and the second elements 21B. The control terminals 45 are, for example, press-fit terminals. The control terminals 45 include a plurality of first control terminals 46A to 46C and a plurality of second control terminals 47A to 47D. The first control terminals 46A to 46C are used to control the first elements 21A, for example. The second control terminals 47A to 47D are used to control the second elements 21B, for example.
The first control terminals 46A to 46C are spaced apart from each other in the second direction y. As shown in
The first control terminal 46A is a terminal (a gate terminal) for inputting a drive signal for the first elements 21A. A drive signal for driving the first elements 21A is inputted (e.g., a gate voltage is applied) to the first control terminal 46A.
The first control terminal 46B is a terminal (a source sense terminal) for detecting a source signal of the first elements 21A. The voltage applied to the second electrode 212 (the source electrode) of each first element 21A (the voltage corresponding to the source current) is detected from the first control terminal 46B.
The first control terminal 46C is a terminal (a drain sense terminal) for detecting a drain voltage of the first elements 21A. The voltage applied to the first electrode 211 (the drain electrode) of each first element 21A (the voltage corresponding to the drain current) is detected from the first control terminal 46C.
The second control terminals 47A to 47D are spaced apart from each other in the second direction y. As shown in
The second control terminal 47A is a terminal (a gate terminal) for inputting a drive signal for the second elements 21B. A drive signal for driving the second elements 21B is inputted (e.g., a gate voltage is applied) to the second control terminal 47A. The second control terminal 47B is a terminal (a source sense terminal) for detecting a source signal of the second element 21B. The voltage applied to the second electrode 212 (the source electrode) of each second element 21B (the voltage corresponding to the source current) is detected from the second control terminal 47B. The second control terminal 47C and the second control terminal 47D electrically conduct to none of the second elements 21B. The second control terminal 47C and the second control terminal 47D are terminals electrically conducting to a thermistor 22.
Each of the control terminals 45 (the first control terminals 46A to 46C and the second control terminals 47A to 47D) includes a holder 451 and a metal pin 452.
The holders 451 are made of an electrically conductive material. The holders 451 are disposed on the obverse surface 1120 of the support conductor 112 (support substrate 11). As shown in
The tubular portion 453 extends in the thickness direction z and is, for example, cylindrical.
The first flange portion 454 is connected to the end on the z1 side in the thickness direction z of the tubular portion 453. The first flange portion 454 has a first surface 454a. The first surface 454a faces the z1 side in the thickness direction z. The first surface 454a is located at the end on the z1 side in the thickness direction z of the holder 451. The first surface 454a has the shape of a loop (a circular loop in the illustrated example) as viewed in the thickness direction z.
The second flange portion 455 is connected to the end on the z2 side in the thickness direction z of the tubular portion 453. In the present embodiment, the second flange portion 455 is bonded to the control terminal support 48 (the first metal layer 482, described later) via a conductive bonding material 459.
A metal pin 452 is inserted in the first flange portion 454 and a part of the tubular portion 453 of each holder 451.
The entirety of the holder 451 is exposed from the sealing resin 50.
Each metal pin 452 is a bar-shaped member extending in the thickness direction z. The metal pin 452 is supported by a holder 451 by being press-fitted into the holder 451. The metal pin 452 electrically conducts to the control terminal support 48 (the first metal layer 482, described later) via the holder 451 and the conductive bonding layer 459. The metal pin 452 protrudes beyond the upper surface (the resin obverse surface 51, described later) of the sealing resin 50 toward the z1 side in the thickness direction z.
The control terminal support 48 supports the control terminals 45. The control terminal support 48 is interposed between the obverse surface 1120 of the first conductive portion 1121 or the obverse surface 1120 of the second conductive portion 1122 and the control terminals 45 in the thickness direction z.
The control terminal support 48 includes a first support portion 48A and a second support portion 48B. The first support portion 48A is disposed on the first conductive portion 1121 and supports the first control terminals 46A to 46C of the control terminals 45. As shown in
The control terminal support 48 (each of the first support portion 48A and the second support portion 48B) is provided by a DBC (Direct Bonded Copper) substrate, for example. The control terminal support 48 includes an insulating layer 481, a first metal layer 482, and a second metal layer 483 laminated on top of each other.
The insulating layer 481 is made of, for example, a ceramic material. The insulating layer 481 is, for example, rectangular in plan view.
As shown in
The fourth portion 482D, to which a plurality of first wires 41 are bonded, electrically conducts to the third electrodes 213 (gate electrodes) of the first elements 21A (the second elements 21B) via the first wires 41. A plurality of third wires 43 are connected to the fourth portion 482D and the first portion 482A. Thus, the first portion 482A electrically conducts to the third electrodes 213 (gate electrodes) of the first elements 21A (the second elements 21B) via the third wires 43 and the first wires 41. As shown in
The second portion 482B, to which a plurality of second wires 42 are bonded, electrically conducts to the fourth electrodes 214 (source sense electrodes) of the first elements 21A (the second elements 21B) via the second wires 42. As shown in
The second control terminal 47C is bonded to the third portion 482C. Specifically, as shown in
The thermistor 22 is conductively bonded across the third portion 482C and the fifth portion 482E of the second support portion 48B. The thermistor 22 is, for example, an NTC (Negative Temperature Coefficient) thermistor. An NTC thermistor has the characteristic that its resistance decreases gradually as the temperature increases. The thermistor 22 is used as a temperature detection sensor of the semiconductor device B1.
Each of the first wires 41, the second wires 42, the third wires 43, and the fourth wire 44 described above is, for example, a bonding wire. The constituent material of the first wires 41, the second wires 42, the third wires 43 and the fourth wire is not particularly limited and may include one of Au (Gold), Al (aluminum), or Cu (copper), for example. The first wires 41, the second wires 42, the third wires 43, and the fourth wire 44 are omitted in
As shown in
As shown in
The main body 311 forms the main portion of the first conductive member 31. As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
The beveled portion 515 is connected to the resin obverse surface 51 and interposed between the resin obverse surface 51 and the first recess inner side surface 512. The specific shape of the beveled portion 515 is not particularly limited, and may be, for example, an R (round) shape or a C (chamfered) shape. In the illustrated example, the beveled portion 515 has an R (round) shape.
The first recess 810 having such a configuration is a trace of forming the sealing resin 8 by molding while pressing the control terminal support 48 with a pin or the like having a shape corresponding to the first recess 511, for example.
Depending on the arrangement of the holder 451 of the control terminal 45, the lower end of the tubular pin 911 shown in
The method for forming the first recess 511 is not limited to that described with reference to
In the illustrated example, the first surface 454a of the holder 451 (first flange portion 454) is located on the z2 side in the thickness direction z with respect to the resin obverse surface 51. Thus, the entirety of the holder 451 is housed in the first recess 511.
As shown in
Next, the effects of the present embodiment will be described.
Each of the holders 451 constituting the control terminals 45 is disposed on the obverse surface 1120 of the support conductor 112 (support substrate 11). The metal pins 452 constituting the control terminals 45 protrude beyond the resin obverse surface 51 toward the z1 side in the thickness direction z. With such a configuration, the control terminals 45 are located in the regions surrounded by the resin obverse surface 51 (sealing resin 50) in plan view. The semiconductor device B1 having such a configuration allows reduction in size in plan view.
The holder 451 of each control terminal 45 is entirely exposed from the sealing resin 50. With such a configuration, it is possible to prevent the sealing resin 50 from flowing into the holder 451, in which the metal pin 452 is to be inserted. Therefore, the semiconductor device B1 can properly maintain the electrical conduction of the holder 451 and the metal pin 452, thereby allowing the control terminal 45 including the holder 451 and the metal pin 452 to function properly.
The control terminals 45 are disposed in the first recesses 511 of the sealing resin 50. In the present embodiment, the sealing resin 50 has a plurality of first recesses 511, and the plurality of control terminals 45 are disposed correspondingly to the plurality of first recesses 511, respectively. Each first recess 511 (the first recess inner side surface 512) has a first end edge 513 that is in contact with the control terminal support 48 (the first metal layer 482). Such a configuration increases the creepage distance between adjacent control terminals 45 along the surfaces (the resin obverse surface 51, the first recess inner side surface 512 of the first recess 511, etc.) of the sealing resin 50. Thus, the semiconductor device B1 is suitable for increasing the withstand voltage of adjacent control terminals 45 while reducing the size in plan view.
Each first recess 511 overlaps with the entirety of the holder 451 of a control terminal 45 in plan view. With such a configuration, the holder 451 surrounded by the first recess 511 is clearly visible in plan view. This facilitates the work of press-fitting the metal pin 452 into the holder 451.
Variations of the semiconductor device according to the second aspect of the present disclosure will be described below. Various parts of the variations may be selectively used in any appropriate combination as long as it is technically compatible.
The semiconductor device B11 of the present variation differs from the semiconductor device B1 of the above-described embodiment in the configuration of the first recesses 511 of the sealing resin 50. As shown in
In the semiconductor device B11 of the present variation, each of the holders 451 constituting the control terminals 45 is disposed on the obverse surface 1120 of the support conductor 112 (support substrate 11). The metal pins 452 constituting the control terminals 45 protrude beyond the resin obverse surface 51 toward the z1 side in the thickness direction z. With such a configuration, the control terminals 45 are located in the regions surrounded by the resin obverse surface 51 (sealing resin 50) in plan view. The semiconductor device B1 having such a configuration allows reduction in size in plan view.
The holder 451 of each control terminal 45 is entirely exposed from the sealing resin 50. With such a configuration, it is possible to prevent the sealing resin 50 from flowing into the holder 451, in which the metal pin 452 is to be inserted. Therefore, the semiconductor device B11 can properly maintain the electrical conduction of the holder 451 and the metal pin 452, thereby allowing the control terminal 45 including the holder 451 and the metal pin 452 to function properly.
The control terminals 45 are disposed in the first recesses 511 of the sealing resin 50. In the semiconductor device B11, the sealing resin 50 has two first recesses 511. A plurality of control terminals 45 (the first control terminals 46A to 46C) are disposed in one of the first recesses 511, and a plurality of control terminals 45 (the second control terminals 47A to 47D) are disposed in the other first recess 511. With the configuration in which a plurality of control terminals 45 are collectively disposed in one first recess 511, the sealing resin 50 can be formed relatively easily by molding.
Each of the first resin parts 55 fills at least a part of a first recess 511 and is in contact with at least a part of a holder 451. In the semiconductor device B12, the first resin part 55 is loaded in each first recess 511 to fill the first recess 511. The first resin part 55 covers the entirety of the holder 451 disposed in the first recess 511. The constituent material of the first resin part 55 is not particularly limited. The first resin part 55 may be made of the same material as the sealing resin 50 or may be made of a material different from the sealing resin 50. In the semiconductor device B12, the constituent material of the first resin part 55 is, for example, different from the constituent material of the sealing resin 50. In the semiconductor device B12, the modulus of elasticity of the first resin part 55 is, for example, smaller than that of the sealing resin 50. The constituent material of the first resin part 55 in the case where the modulus of elasticity of the first resin part 55 is smaller than that of the sealing resin 50 is not particularly limited, but may be silicone resin or silicone gel, for example.
In the semiconductor device B12 of the present variation, each of the holders 451 constituting the control terminals 45 is disposed on the obverse surface 1120 of the support conductor 112 (support substrate 11). The metal pins 452 constituting the control terminals 45 protrude beyond the resin obverse surface 51 toward the z1 side in the thickness direction z. With such a configuration, the control terminals 45 are located in the regions surrounded by the resin obverse surface 51 (sealing resin 50) in plan view. The semiconductor device B1 having such a configuration allows reduction in size in plan view.
The holder 451 of each control terminal 45 is entirely exposed from the sealing resin 50. With such a configuration, it is possible to prevent the sealing resin 50 from flowing into the holder 451, in which the metal pin 452 is to be inserted. Therefore, the semiconductor device B12 can properly maintain the electrical conduction of the holder 451 and the metal pin 452, thereby allowing the control terminal 45 including the holder 451 and the metal pin 452 to function properly.
In the semiconductor device B12, the first resin part 55 is loaded in each first recess 511 to fill the first recess 511. The first resin part 55 covers the holder 451 disposed in the first recess 511. The modulus of elasticity of the first resin part 55 is smaller than that of the sealing resin 50. Such a configuration reduces the stress around the holder 451 covered with the first resin part 55. Further, in the semiconductor device B12, the provision of the first resin parts 55 prevents foreign matter (including moisture) from entering the first recesses 511, which are exposed from the sealing resin 50. The semiconductor device B12 having the above-described configuration is favorable for increasing the durability and the reliability. In addition, the semiconductor device B12 has a configuration in common with the semiconductor device B1 of the above-described embodiment to have the same effects as the above-described embodiment.
Each of the first resin parts 55 fills at least a part of a first recess 511 and is in contact with at least a part of each holder 451. In the semiconductor device B13, the first resin part 55 fills a part of the first recess 511. The first resin part 55 covers a part of each of the holders 451 disposed in the first recess 511. The constituent material of the first resin part 55 is not particularly limited. The first resin part 55 may be made of the same material as the sealing resin 50 or may be made of a material different from the sealing resin 50. In the semiconductor device B13, the constituent material of the first resin part 55 is, for example, different from the constituent material of the sealing resin 50. In the semiconductor device B13, the modulus of elasticity of the first resin part 55 is, for example, greater than that of the sealing resin 50. The constituent material of the first resin part 55 in the case where the modulus of elasticity of the first resin part 55 is greater than that of the sealing resin 50 is not particularly limited, but may be an epoxy-based potting material, for example.
In the semiconductor device B13 of the present variation, each of the holders 451 constituting the control terminals 45 is disposed on the obverse surface 1120 of the support conductor 112 (support substrate 11). The metal pins 452 constituting the control terminals 45 protrude beyond the resin obverse surface 51 toward the z1 side in the thickness direction z. With such a configuration, the control terminals 45 are located in the regions surrounded by the resin obverse surface 51 (sealing resin 50) in plan view. The semiconductor device B13 having such a configuration allows reduction in size in plan view.
The holder 451 of each control terminal 45 is entirely exposed from the sealing resin 50. With such a configuration, it is possible to prevent the sealing resin 50 from flowing into the holder 451, in which the metal pin 452 is to be inserted. Therefore, the semiconductor device B13 can properly maintain the electrical conduction of the holder 451 and the metal pin 452, thereby allowing the control terminal 45 including the holder 451 and the metal pin 452 to function properly.
In the semiconductor device B13, the first resin part 55 is loaded in each first recess 511. The first resin part 55 covers at least a part of each holder 451 disposed in the first recess 511. The modulus of elasticity of the first resin part 55 is greater than that of the sealing resin 50. Such a configuration improves the shock resistance of the holders 451 covered with the first resin part 55. The semiconductor device B13 having the above-described configuration is favorable for improving the performance. In addition, the semiconductor device B13 has the same effects as those of the semiconductor device B11 of the above-described variation.
Each of the first resin parts 55 fills at least a part of a first recess 511 and is in contact with at least a part of a holder 451. In the semiconductor device B14, the first resin part 55 is loaded in each first recess 511 to fill the first recess 511. The constituent material of the first resin part 55 is not particularly limited. The first resin part 55 may be made of the same material as the sealing resin 50 or may be made of a material different from the sealing resin 50. In the semiconductor device B14, the constituent material of the first resin part 55 is, for example, different from the constituent material of the sealing resin 50. In the semiconductor device B14, the modulus of elasticity of the first resin part 55 is, for example, smaller than that of the sealing resin 50. The constituent material of the first resin part 55 in the case where the modulus of elasticity of the first resin part 55 is smaller than that of the sealing resin 50 is not particularly limited, but may be silicone resin or silicone gel.
In the semiconductor device B14, each first resin part 55 has a portion located on the z1 side in the thickness direction z relative to the resin obverse surface 51. The portion of the first resin part 55 that is located on the z1 side in the thickness direction z relative to the resin obverse surface 51 is the portion that has risen along the outer circumferential surface of the holder 451 (tubular portion 453) toward the z1 side in the thickness direction z due to, for example, the surface tension of the first resin part 55. In the illustrated example, the first surface 454a of the holder 451 (the first flange portion 454) is exposed from the first resin part 55.
In the semiconductor device B14 of the present variation, each of the holders 451 constituting the control terminals 45 is disposed on the obverse surface 1120 of the support conductor 112 (support substrate 11). The metal pins 452 constituting the control terminals 45 protrude beyond the resin obverse surface 51 toward the z1 side in the thickness direction z. With such a configuration, the control terminals 45 are located in the regions surrounded by the resin obverse surface 51 (sealing resin 50) in plan view. The semiconductor device B14 having such a configuration allows reduction in size in plan view.
The holder 451 of each control terminal 45 is entirely exposed from the sealing resin 50. With such a configuration, it is possible to prevent the sealing resin 50 from flowing into the holder 451, in which the metal pin 452 is to be inserted. Therefore, the semiconductor device B14 can properly maintain the electrical conduction of the holder 451 and the metal pin 452, thereby allowing the control terminal 45 including the holder 451 and the metal pin 452 to function properly.
In the semiconductor device B14, the first resin part 55 is loaded in each first recess 511. The first resin part 55 covers the holder 451 disposed in the first recess 511. The modulus of elasticity of the first resin part 55 is smaller than that of the sealing resin 50. Such a configuration reduces the stress around the holder 451 covered with the first resin part 55. In the semiconductor device B14, the first surface 454a of each holder 451 is exposed from the first resin part 55. This makes it possible to press-fit the metal pin 452 into the holder 451 after the first resin part 55 is loaded in the first recess 511. Also, the work of press-fitting the metal pin 452 into the holder 451 is stabilized. In addition, the semiconductor device B14 has a configuration in common with the semiconductor device B1 of the above-described embodiment to have the same effects as the above-described embodiment.
The second recesses 517 are recessed from the resin obverse surface 51 toward the z2 side in the thickness direction z. In the semiconductor device B15, the sealing resin 50 has a plurality of second recesses 517. Each of the second recesses 517 is provided correspondingly to one of the first recesses 511. As shown in
As shown in
In the semiconductor device B15 of the present variation, each of the holders 451 constituting the control terminals 45 is disposed on the obverse surface 1120 of the support conductor 112 (support substrate 11). The metal pins 452 constituting the control terminals 45 protrude beyond the resin obverse surface 51 toward the z1 side in the thickness direction z. With such a configuration, the control terminals 45 are located in the regions surrounded by the resin obverse surface 51 (sealing resin 50) in plan view. The semiconductor device B15 having such a configuration allows reduction in size in plan view.
The holder 451 of each control terminal 45 is entirely exposed from the sealing resin 50. With such a configuration, it is possible to prevent the sealing resin 50 from flowing into the holder 451, in which the metal pin 452 is to be inserted. Therefore, the semiconductor device B15 can properly maintain the electrical conduction of the holder 451 and the metal pin 452, thereby allowing the control terminal 45 including the holder 451 and the metal pin 452 to function properly.
In the semiconductor device B15, the sealing resin 50 has the second recess 517. The second recess 517 surrounds the first recess 511 in plan view. The end on the z2 side in the thickness direction z of the second recess 517 (the second recess bottom surface 518) is spaced apart from the control terminal support 48 to the z1 side in the thickness direction z. Such a configuration increases the creepage distance between the control terminal 45 surrounded by the second recess 517 in plan view and an adjacent control terminal 45 along the surfaces (the resin obverse surface 51, the first recess inner side surface 512 of the first recess 511, the second recess 517, etc.) of the sealing resin 50. Thus, the semiconductor device B15 can increase the withstand voltage of adjacent control terminals 45 while reducing the size in plan view. In addition, the semiconductor device B15 has a configuration in common with the semiconductor device B1 of the above-described embodiment to have the same effects as the above-described embodiment.
The semiconductor device according to the present disclosure is not limited to the above-described embodiments. Various modifications in design may be made freely in the specific structure of each part of the semiconductor device according to the present disclosure.
Although the foregoing embodiments and variations describe the case where all of the holders 451 of the control terminals 45 are exposed from the sealing resin 50, the present disclosure is not limited to such a case. For example, the holders 451 of some of the control terminals 45 may be covered with the sealing resin 50.
The second aspect of the present disclosure includes the configurations described in the following clauses 1B to 17B.
A semiconductor device comprising:
The semiconductor device according to clause 1B, further comprising a terminal support interposed between the support substrate and the at least one terminal in the thickness direction,
The semiconductor device according to clause 2B, wherein the sealing resin covers a part of the terminal support.
The semiconductor device according to clause 3B, comprising a plurality of said terminals, wherein
The semiconductor device according to clause 4B, comprising a plurality of said first recesses, wherein
The semiconductor device according to clause 4B, wherein the first recess overlaps with entirety of the holders of the plurality of terminals.
The semiconductor device according to clause 5B or 6B, further comprising a first resin part filling at least a part of the first recess,
The semiconductor device according to clause 7B, wherein a constituent material of the first resin part differs from a constituent material of the sealing resin, and
The semiconductor device according to clause 7B, wherein a constituent material of the first resin part differs from a constituent material of the sealing resin, and
The semiconductor device according to any one of clause 4B to 9B, wherein the sealing resin includes a second recess that is recessed from the resin obverse surface toward the second side in the thickness direction, and
The semiconductor device according to clause 10B, wherein the second recess includes a second recess bottom surface located at an end on the second side in the thickness direction, and
The semiconductor device according to any one of clause 4B to 11B (or any one of clauses 4B to 6B), wherein the at least one first recess includes a first recess inner side surface,
The semiconductor device according to clause 12B, wherein the at least one first recess includes a beveled portion interposed between the resin obverse surface and the first recess inner side surface.
The semiconductor device according to any one of clause 1B to 13B (or any one of clauses 1B to 6B), wherein the holder includes a first surface located at an end on the first side in the thickness direction, and
The semiconductor device according to any one of clause 2B to 13B (or any one of clauses 2B to 6B), further comprising at least one semiconductor element disposed on the obverse surface and electrically connected to the at least one terminal.
The semiconductor device according to clause 15B, wherein the at least one terminal is a control terminal for controlling the at least one semiconductor element.
The semiconductor device according to clause 16B, wherein the support substrate includes a first conductive portion and a second conductive portion spaced apart from each other in a first direction orthogonal to the thickness direction,
Number | Date | Country | Kind |
---|---|---|---|
2022-075921 | May 2022 | JP | national |
2022-127149 | Aug 2022 | JP | national |
Number | Date | Country | |
---|---|---|---|
Parent | PCT/JP2023/015070 | Apr 2023 | WO |
Child | 18923061 | US |